AnsweredAssumed Answered

Specific question regarding imx6 IPU DI

Question asked by Eugeniu Rosca on Feb 18, 2013
Latest reply on Apr 8, 2013 by Eugeniu Rosca
Branched to a new discussion

Dear community members,

I need an opinion from the users experienced in imx6 IPUv3 kernel driver to solve a specific problem in our application.

Our development board is Sabre Lite from Boundary Devices.


In short, our targeted device can be seen as a tablet with HDMI input.

We want to combine 2 video streams (please, review the attached image):

- HDMI video stream (downscaled to 1280x800, set to 60fps and converted to RGB888);

- GUI video stream generated by iMX6 (same format as above);


The intention is to put the GUI above the HDMI picture (overlay done externally by FPGA) and to display the result on LCD.


Currently the problem is to have the pixel information coming to FPGA in synchronous manner (pixel N from source1 and pixel N from source2 at the same time), in order to avoid the need for memory at FPGA level.

Basically, in my understanding, this would be possible if driving the imx6 IPU by external clock and syncs (H/V).

According to imx6 reference manual it should be possible. However, the community threads discussing the ASYNC IPU DI functionality are mainly focused on system-80 or system-68K protocols, which are not required in our application.


Could someone provide a starting point for me to go on and implement the feature in the IPU driver.

What would be the workload for this?


Best regards,