Please let me know about interruption of i.MX51.
When disabling interrupts, should I-bit of the CPSR register of ARM core be set to DISABLE?
Or is anything alse needed?
GPIO interrupt occurs I-bit in set to DISABLE.
* Trust Zone Interrupt Contoller is ENABLE and F-bit of CPSR register are ENABLE.
Please give some ideas.