Derek Snell

Loss of Clock reset when waking from stop mode

Discussion created by Derek Snell Employee on Oct 29, 2012

I wanted to point this out after working on an issue.  The snippet from the reference manual below shows the MCG clock monitor needs to be disabled when entering any stop mode, VLPR, or VLPW.  This is done by clearing the CME bit in MCG_C6.  If CME is set when entering a low power mode, it can cause resets.  As of MQX v3.8.1, some BSPs do have the CME bit set when entering a low power mode.  This issue has already been reported to the MQX team.

Snippet.jpg

Outcomes