Forums
5
Product Forums
21
General Purpose MicrocontrollersGeneral Purpose Microcontrollers
i.MX Forumsi.MX Forums
QorIQ Processing PlatformsQorIQ Processing Platforms
Identification and SecurityIdentification and Security
Power ManagementPower Management
MCX Microcontrollers
S32G
S32K
S32V
MPC5xxx
Other NXP Products
Wireless Connectivity
S12 / MagniV Microcontrollers
Powertrain and Electrification Analog Drivers
Sensors
Vybrid Processors
Digital Signal Controllers
8-bit Microcontrollers
ColdFire/68K Microcontrollers and Processors
PowerQUICC Processors
OSBDM and TBDML
Solution Forums
4
Smart Home
Power & Energy
Mobile Robotics
Motor Control
Software Forums
16
MCUXpresso Software and ToolsMCUXpresso Software and Tools
CodeWarriorCodeWarrior
MQX Software SolutionsMQX Software Solutions
Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
FreeMASTER
eIQ Machine Learning Software
Embedded Software and Tools Clinic
S32 SDK
S32 Design Studio
GUI Guider
Zephyr Project
Voice Technology
Application Software Packs
Secure Provisioning SDK (SPSDK)
Processor Expert Software
MCUXpresso Training Hub
Topics
8
Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
NXP Training ContentNXP Training Content
University ProgramsUniversity Programs
Rapid IoT
NXP Designs
SafeAssure-Community
OSS Security & Maintenance
Using Our Community
Cloud Lab Forums
2
Hardware
Cloud Lab Knowledge Base
Knowledge Bases
1
i.MX RT Crossover MCUs Knowledge Base
Ideas
Blogs
Forums
Knowledge Bases
NXP Tech Blog
NXP.COM
Sign In
FAQs
Language
English (US)
日本語 | Japanese
中文 | Chinese (Simplified)
Home
:
About vivekrajpara
About vivekrajpara
vivekrajpara
Contributor III
View all badges
cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for
Show
only
|
Search instead for
Did you mean:
Activity Feed
Posted
Re: DDR Access from M4 when A7 is in VLLS (IMX7ULP)
on
i.MX Processors
.
06-10-2020
11:44 PM
Kudoed
DDR Access from M4 when A7 is in VLLS (IMX7ULP)
for vivekrajpara.
06-10-2020
11:39 PM
Got a Kudo for
DDR Access from M4 when A7 is in VLLS (IMX7ULP)
.
06-10-2020
11:39 PM
Kudoed
Re: DDR Access from M4 when A7 is in VLLS (IMX7ULP)
for igorpadykov.
06-10-2020
11:35 PM
Posted
DDR Access from M4 when A7 is in VLLS (IMX7ULP)
on
i.MX Processors
.
06-05-2020
06:16 AM
Kudoed
Max RAM can be used from M4 in IMX7ULP
for vivekrajpara.
06-03-2020
04:06 AM
Got a Kudo for
Max RAM can be used from M4 in IMX7ULP
.
06-03-2020
04:06 AM
Posted
Re: Max RAM can be used from M4 in IMX7ULP
on
i.MX Processors
.
06-03-2020
04:05 AM
Kudoed
Re: Max RAM can be used from M4 in IMX7ULP
for Bio_TICFSL.
05-28-2020
06:14 AM
Posted
Re: Max RAM can be used from M4 in IMX7ULP
on
i.MX Processors
.
05-28-2020
06:13 AM
Posted
Max RAM can be used from M4 in IMX7ULP
on
i.MX Processors
.
05-26-2020
08:02 AM
Tagged
Max RAM can be used from M4 in IMX7ULP
on
i.MX Processors
.
05-26-2020
08:02 AM
Tagged
Max RAM can be used from M4 in IMX7ULP
on
i.MX Processors
.
05-26-2020
08:02 AM
Posted
Audio Interface in IMX7ULP with DMA
on
i.MX Processors
.
05-22-2020
01:43 AM
Tagged
Audio Interface in IMX7ULP with DMA
on
i.MX Processors
.
05-22-2020
01:43 AM
Posted
Re: Wake up from poweroff state using SRTC in i.MX6ULL
on
i.MX Processors
.
10-19-2019
02:24 AM
Posted
Re: PF3001+IMX6ULL temperature shutoff mechanism for longer duration
on
i.MX Processors
.
10-16-2019
03:31 AM
Posted
Re: Wake up from poweroff state using SRTC in i.MX6ULL
on
i.MX Processors
.
10-07-2019
05:02 AM
Posted
Re: Wake up from poweroff state using SRTC in i.MX6ULL
on
i.MX Processors
.
10-07-2019
02:39 AM
Posted
Wake up from poweroff state using SRTC in i.MX6ULL
on
i.MX Processors
.
10-06-2019
06:50 AM
Latest posts by vivekrajpara
Subject
Views
Posted
Re: DDR Access from M4 when A7 is in VLLS (IMX7ULP)
i.MX Processors
1236
06-10-2020
11:44 PM
DDR Access from M4 when A7 is in VLLS (IMX7ULP)
i.MX Processors
1323
06-05-2020
06:16 AM
Re: Max RAM can be used from M4 in IMX7ULP
i.MX Processors
1220
06-03-2020
04:05 AM
Re: Max RAM can be used from M4 in IMX7ULP
i.MX Processors
1220
05-28-2020
06:13 AM
Max RAM can be used from M4 in IMX7ULP
i.MX Processors
1314
05-26-2020
08:02 AM
View All
Community Statistics
Posts
26
Solutions
0
Kudos given
11
Kudos received
3
Member Since
09-07-2016
Contact Me
Online Status
Offline
Date Last Visited
08-29-2020
02:09 AM
