I.MX6Q EIM bus Clock Problem

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

I.MX6Q EIM bus Clock Problem

67 Views
郑焰秋
Contributor I

The iMX6Q chip uses the EIM bus to communicate with the FPGA. When choosing asynchronous communication, the SignalTap of QuartusII software is used on the FPGA side to capture CS, OE, and RW signals. The effective duration of CS signals is not fixed. The device configuration is shown in the following figure

0 Kudos
Reply
0 Replies