iMXRT1021 - HARDFAULT in BOARD_BootClockRUN().

cancel
Showing results for 
Search instead for 
Did you mean: 

iMXRT1021 - HARDFAULT in BOARD_BootClockRUN().

Jump to solution
102 Views
Contributor III

Hi,

We have experienced HARDFAULT issues at POR time. When trying alternative NOR flash chips or start-up configurations we would get an immediate hardfault in IAR debugger or standalone.

In the past we have had issues with some of the (unnecessary clock configs) and these have been removed from our build, but the latest problem was only "fixed" when this config was commented out in clock_configs.c...

// CLOCK_InitSysPfd(kCLOCK_Pfd2, 18);

I would like to know what this PFD is actually doing in relation to our hardware?

And do you see any consequences of this change?

We are using an IMXRT1021 with NOR flash, some led drivers, ethernet port and an RF chip.

br,

Tony

Labels (1)
0 Kudos
1 Solution
5 Views
Specialist V

Tony

pastedImage_1.png

The default PFD2 output is 396MHz (with a fraction value of 24) so the call with a value of 18 is presumably setting the output to 528 MHz, like the main output.
PLL2-PFD2 is potentially connected to various peripherals, which have their own frequency limits and possibly something using this is clocked beyond specification.

See also the table of page 5 of https://www.utasker.com/docs/iMX/i.MX_RT_1021_uTasker.pdf

The question is whether you configured this to output this frequency or whether whatever code you are using/generating is doing it maybe by mistake?

Regards

Mark
[uTasker project developer for Kinetis and i.MX RT]

View solution in original post

0 Kudos
3 Replies
5 Views
Contributor V

I am working with Tony on this one and I did the original work. The code is based on one of the FreeRTOS examples for the MIMX1020-EVK.

Probably freertos_generic.zip

I have just checked and it has this misconfigured (?) clock.

Chris.

0 Kudos
6 Views
Specialist V

Tony

pastedImage_1.png

The default PFD2 output is 396MHz (with a fraction value of 24) so the call with a value of 18 is presumably setting the output to 528 MHz, like the main output.
PLL2-PFD2 is potentially connected to various peripherals, which have their own frequency limits and possibly something using this is clocked beyond specification.

See also the table of page 5 of https://www.utasker.com/docs/iMX/i.MX_RT_1021_uTasker.pdf

The question is whether you configured this to output this frequency or whether whatever code you are using/generating is doing it maybe by mistake?

Regards

Mark
[uTasker project developer for Kinetis and i.MX RT]

View solution in original post

0 Kudos
5 Views
Contributor III

Hi Mark,

Thanks for the quick response and the very useful information.

I believe that clock config came from the original evk setup. I will investigate its use in our project, using the clock diagrams.

best regards,

Tony

0 Kudos