WAIT/READY signal for NOR/PSRAM

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

WAIT/READY signal for NOR/PSRAM

783 Views
sugiyamatoshihi
Contributor V

Hi, 

I have a question about  SRAM interface.

There is a register 24.5.1.2 Module Control Register (MCR).

There is a description WPOL0  WAIT/RDY# polarity for NOR/PSRAM, but  there is no WAIT/READY pin  in  table 24.4.3 Pin Mux in SEMC.

Is it possible to use WAIT/READY for SRAM?  if possible, which pin is assigned to WAIT/READY?

Best Regards,

Sugiyama

Labels (1)
0 Kudos
2 Replies

606 Views
jorge_a_vazquez
NXP Employee
NXP Employee

Hi Toshishisa Sugiyama

Could you clarify what Chip are you using? in the Reference MAnual for the IMXRT1050, in the table 24.4.3 you can find the

SEMC_RDY pin. For SRAM it is the pin A27/CS6

Hope this could help

Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
-------------------------------------------------------------------------------

0 Kudos

606 Views
sugiyamatoshihi
Contributor V

Hi,

Thank you for your answer.

I'm sorry I missed device name. It is regarding to i.MXRT1050.

Does it means SEMC_RDY pin can be used for NOR/SRAM READY pin?

However, 24.5.1.3 IO Mux Control Register (IOCR) , MUX_RDY is like below.  It is assigned Address pin bit 27 NOR/PSRAM not ready pin. 

pastedImage_1.png

Best Regads,

Sugiyama

0 Kudos