Speed field option on the IMX RT IO pad configuration

cancel
Showing results for 
Search instead for 
Did you mean: 

Speed field option on the IMX RT IO pad configuration

Jump to solution
154 Views
rj_djager
Contributor I

Hello all,

I have a question regarding the Speed configuration option in the IOMUXC SW_PAD_CTL registers. 

Here you can configure the drive strength, slew rate, pullup, open drain, speed, etc. All the fields are clear except for one setting. The speed field. What does this setting actually change in the hardware? 

Does it apply a filter to the pad?

rj_djager_0-1604917251263.png

Thank you for for your time. 

0 Kudos
1 Solution
146 Views
fangfang
NXP TechSupport
NXP TechSupport

Hello,

SPEED is a selectable bit field that sets electrical characteristics of a pin in a given frequency range. This
field provides additional 2-bit slew rate control. These options can either increase the output driver current
in the higher frequency range, or reduce the switching noise in the lower frequency range.
The operational frequency on GPIO pads is dependent on slew rate (SRE), speed (SPEED), and supply
voltage (OVDD). See Operating Frequency table in the GPIO block guide for more details.

Hope it help you. Have a nice day.

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-----------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
147 Views
fangfang
NXP TechSupport
NXP TechSupport

Hello,

SPEED is a selectable bit field that sets electrical characteristics of a pin in a given frequency range. This
field provides additional 2-bit slew rate control. These options can either increase the output driver current
in the higher frequency range, or reduce the switching noise in the lower frequency range.
The operational frequency on GPIO pads is dependent on slew rate (SRE), speed (SPEED), and supply
voltage (OVDD). See Operating Frequency table in the GPIO block guide for more details.

Hope it help you. Have a nice day.

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-----------------------------------------------------------------------------

View solution in original post

0 Kudos