GPIO retain after watchdog reset.

cancel
Showing results for 
Search instead for 
Did you mean: 

GPIO retain after watchdog reset.

Jump to solution
463 Views
emdev
Contributor III

Dear expert,

I used watchdog for software reset with RT1010.

I want that GPIO(GPIO_AD_05) level is not changed after watchdog reset.

Test sequences.

1. Power on

2. Set GPIO as high.

3. Watchdog reset.

4. I hope GPIO retain high level.

I tested but GPIO is reset and level is changed high to low after watchdog reset.

Would you guide how I can retain GPIO level after watchdog reset?

Thanks.

Labels (1)
0 Kudos
1 Solution
439 Views
jeremyzhou
NXP TechSupport
NXP TechSupport

Hi,
Thanks for your reply.
As the below figure shows, the WDOGn_RST_B_DEB reset is one of the cold type reset sources and it can reset the GPIO module, so it's impossible to retain the GPIO level after the reset.

jeremyzhou_0-1622432820180.png

Hope this is clear.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

View solution in original post

0 Kudos
4 Replies
432 Views
mjbcswitzerland
Specialist V

Hi

To define a certain level after reset/watchdog reset a pull-up or pull-down will be necessary.

Regards

Mark

 

0 Kudos
460 Views
jeremyzhou
NXP TechSupport
NXP TechSupport

Hi,
Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.
To be prudent, I was wondering if you can describe the testing process, for instance, the board, demo code, etc.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos
451 Views
emdev
Contributor III

Dear jeremyzhou,

Please check below and if you need more, please let me know.

2. Set GPIO as high.

IOMUXC_SetPinMux(IOMUXC_GPIO_AD_05_GPIOMUX_IO19, 0U);
IOMUXC_SetPinConfig(IOMUXC_GPIO_AD_05_GPIOMUX_IO19, 0x70A0U);

gpio_pin_config_t gpio_output_config = {kGPIO_DigitalOutput, 1, kGPIO_NoIntmode};

GPIO_PinInit(GPIO1, (19U), gpio_output_config);

3. Watchdog reset.

WDOG_TriggerSystemSoftwareReset(WDOG1);

Thanks.

0 Kudos
440 Views
jeremyzhou
NXP TechSupport
NXP TechSupport

Hi,
Thanks for your reply.
As the below figure shows, the WDOGn_RST_B_DEB reset is one of the cold type reset sources and it can reset the GPIO module, so it's impossible to retain the GPIO level after the reset.

jeremyzhou_0-1622432820180.png

Hope this is clear.
Have a great day,
TIC

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 Kudos