I'm writing an application with hardware that has external spi flash essentially the same as the Teensy4.1. I'm running out of room on internal memory for text, so I'm moving some functions into xip-serial nor flash and now I'm noticing some of my realtime stuff is failing terribly. Is there any data that shows the performance hit between execution from ITCM vs OCRAM vs SDRAM vs XIP-serial-flash (or a subset thereof)?
Follow up question: Obviously the slowest interface is the xip-serial-flash, so is it reasonable to disable i-Cache on ITCM/OCRAM so that it is maximized on the external memories?
Thanks,
Ed
Solved! Go to Solution.
Cache can only boost OCRAM and external memory, no effect on TCM.
Disabling Cache on OCRAM may be helpful to external memory, but it is hard to quantize the effect.
@jay_heng Tab 3 on page 14 'RT1176 - Cortex M4 core: Memory data throughput in MB/s' seems to be missing from the pdf. Would you be able to post that table? Thanks!
Cache can only boost OCRAM and external memory, no effect on TCM.
Disabling Cache on OCRAM may be helpful to external memory, but it is hard to quantize the effect.
Yes, you can refer to this post https://community.nxp.com/t5/RT-4-Digit-10xx-11xx-12xx/iMXRTxxxx-Memory-Performance-ITCM-DTCM-L1-CAC...
I have also attached the pdf version in case you cannot access the post