iMXRT1064 ADC asynchronous clock frequency?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMXRT1064 ADC asynchronous clock frequency?

ソリューションへジャンプ
1,593件の閲覧回数
johnpulera
Contributor II

Hello,

I have a question pertaining to the asynchronous clock source in the ADC peripheral of the iMXRT1064 (ADCx_CFG.ADICLK = 11b). The reference manual states that the asynchronous clock is “generated from a clock source within the ADC module”, but what exactly is the value of fADCK if I choose this clock source? I’d like to know what value it is for purposes of calculating the conversion time.

Thanks,

John

ラベル(1)
0 件の賞賛
返信
1 解決策
1,447件の閲覧回数
jeremyzhou
NXP Employee
NXP Employee

Hi John Pulera

Thank you for your interest in NXP Semiconductor products and
for the opportunity to serve you.
Please check the Fig 1.

pastedImage_1.png

Fig 1

Have a great day,
TIC

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

元の投稿で解決策を見る

3 返答(返信)
1,448件の閲覧回数
jeremyzhou
NXP Employee
NXP Employee

Hi John Pulera

Thank you for your interest in NXP Semiconductor products and
for the opportunity to serve you.
Please check the Fig 1.

pastedImage_1.png

Fig 1

Have a great day,
TIC

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

1,447件の閲覧回数
johnpulera
Contributor II

Hi Jeremy,

Thanks for your prompt reply. So, just to confirm my understanding, fADACK is either 10MHz or 20MHz based on ADHSC setting, regardless of the IPG Clock frequency and divider settings. Is this correct?

Thanks,

John

0 件の賞賛
返信
1,447件の閲覧回数
jeremyzhou
NXP Employee
NXP Employee

Hi John Pulera

Thanks for your reply.

Yes, you're right.

Have a great day,
TIC

 

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

 

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

0 件の賞賛
返信