i.MX RT1010 GPT behavior

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX RT1010 GPT behavior

Jump to solution
2,814 Views
Babycat
Contributor III

I am debugging on RT1010 Evaluation Kit which uses GPT2 module,

Some unexpected interrupts of Output Compare occurred (OF1 sets to 1) even the interrupt control bit OF1IE is not enabled. Is that possible?

 

Other issue is, the register names under GPT2 group are with prefix GPT1 such GPT1-IR, GPT1-SR, I am not use if it causes any issue or just the name convention.

 

The issue has taken me quite lot of time, looking for your helps.

Tags (1)
0 Kudos
Reply
1 Solution
2,745 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Babycat,

   Thanks for your updated information.

   In fact, no matter the compare or the capture, the situation is the same.

    OFn or IFn is means the event has occurred on compare or capture, but the OFnIE or IFnIE is in the GPT interrupt register, it is means one gate, when the OFn is set, whether it generate the interrupt or not.

   So, you can consider OFn is the event happens, not determined by OFnIE or IFnIE, OFnIE or IFnIE is the interrupt generate gate. If you not set OFnIE or IFnIE. You still can use while to checking OFn or IFn is setting or not, to determine whether the actual even is happening.

 

Wish it helps you!

Best Regards,

kerry

View solution in original post

0 Kudos
Reply
5 Replies
2,757 Views
Babycat
Contributor III

Hi Kerry

Sorry for late reply. 

First of all, my critical typing mistake "Some unexpected interrupts of Output Capture occurred (OF1 sets to 1) even the interrupt control bit OF1IE is not enabled. Is that possible?"

The correction is: "Some unexpected interrupts of Output Capture Compare occurred (OF1 sets to 1) even the interrupt control bit OF1IE is not enabled. Is that possible?" That might led you misunderstood my question.

Yes, I know that Input Capture and Output Compare are independent to each others.

My issue was about OF1 and OF1IE. I still can't configure out how the interrupt flag is set (OF1 =1) while its interrupt is not enabled (OF1IE =0)Register.JPG

0 Kudos
Reply
2,746 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Babycat,

   Thanks for your updated information.

   In fact, no matter the compare or the capture, the situation is the same.

    OFn or IFn is means the event has occurred on compare or capture, but the OFnIE or IFnIE is in the GPT interrupt register, it is means one gate, when the OFn is set, whether it generate the interrupt or not.

   So, you can consider OFn is the event happens, not determined by OFnIE or IFnIE, OFnIE or IFnIE is the interrupt generate gate. If you not set OFnIE or IFnIE. You still can use while to checking OFn or IFn is setting or not, to determine whether the actual even is happening.

 

Wish it helps you!

Best Regards,

kerry

0 Kudos
Reply
2,809 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Babycat,

Thank you for your interest in the NXP MIMXRT product, I would like to provide service for you.
About this question, please help to confirm the SDK version and the code:
SDK_2.9.1_EVK-MIMXRT1010\boards\evkmimxrt1010\driver_examples\gpt\timer
This project, right?
And you are using MCUXpresso 10.3.0, right?
Tomorrow, I will find time to test it on my side, then give your deep testing reply, please keep patient, thanks so much for your understanding.

Best Regards,

Kerry

0 Kudos
Reply
2,806 Views
Babycat
Contributor III

Hi Kerry

Thanks for your support, 
I am using MCUXpresso IDE v11.3.0 [Build 5222] [2021-01-11], SDK 2.9.0 (435 2021-01-12). 

FYI: I switched to GPT1, but somehow is same behavior. 

My project is cloned from evkmimxrt1010\driver_examples\gpt\timer. 

Please help to test and update us.

 

Thank you!

0 Kudos
Reply
2,787 Views
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Babycat,

  Sorry for my later reply, because of a lot of cases in the testing queue these days.

  Today, I tested your mentioned GPT project, now answer your questions:

1. Some unexpected interrupts of Output Capture occurred (OF1 sets to 1) even the interrupt control bit OF1IE is not enabled. Is that possible?

Answer: yes, it's possible!

 OF1 set to 1, just means GPT status register is updated, IF1 Input capture 1 Flag, it means the input capture1 already has the capture event, the GPT IP get the event. It's totally not determined by the OF1IE. Please note, OF1IE is OF1IE Output Compare 1 Interrupt Enable.

It means, if you enable this bit, then when the OF1 is 1, then it will enter the interrupt.

But if your OF1IE is 0, just means you didn't enable the interrupt, but your GPT capture function already works, and it already gets the capture event, then you also can use the software to check the OF1 flag, and do the related capture things.

So, this is not the issue!

2. Other issue is, the register names under GPT2 group are with prefix GPT1 such GPT1-IR, GPT1-SR, I am not use if it causes any issue or just the name convention.

Answer: You are right, I think it is the MCUXPresso IDE register description issues, in fact, under GPT2, it just need to use GPT instead of GPT1.

I will report to our MCUXPresso IDE department, and it will be fixed in the next version.

 

Wish it helps you!

If you still have questions about it, please kindly let me know.

Best Regards,

Kerry

0 Kudos
Reply