Regarding GPIO's of IMXRT117x Family

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Regarding GPIO's of IMXRT117x Family

416 Views
Shivangi
Contributor II

Hi Team, 

We are planning to use controller MIMXRT1175 in our project. ( i.MX-RT1170 )

Below are the screenshot from the reference manual i.MX RT1170 Processor Reference Manual, Rev. 2, 06/2023.

Shivangi_0-1722419718952.png

I have the following queries:

1. Are all the pins of CM7_GPIO2 and CM7_GPIO3 high speed ?
2. Can Cortex-M7 and Cortex-M4 both the core access High speed GPIO Modules ? 
3. Are there dedicated GPIOs available for the Cortex-M4 core?
4. Can all GPIO banks used from both cortex-M7 and cortex-M4 core ?

Thanks,
Shivangi

Tags (1)
0 Kudos
Reply
4 Replies

254 Views
nickwallis
Senior Contributor I

@Shivangi  you might consider using the SEMC interface, I think for RT117x it can be clocked at up to 200MHz and can be 16-bits wide in SRAM mode.

0 Kudos
Reply

279 Views
EdwinHz
NXP TechSupport
NXP TechSupport

Hi @Shivangi,

I'm afraid that your requirements are outside of the capabilities of even the GPIOs in the RT1170, as there is no way of doing a parallel read of the pads, which means that you would need to do a sequential 1ns read of each one of the pads. However, according to "I/O AC parameters" of the RT1170 Datasheet, this is not possible.

Sorry for the inconvenience.

BR,
Edwin.

0 Kudos
Reply

380 Views
EdwinHz
NXP TechSupport
NXP TechSupport

Hi @Shivangi,

1. Yes.
2. No, only CM7 has access to these pins, this is because these pins are not routed through a common bus, but rather to the core itself, as seen on "Figure 2-2. Bus Diagram" of the Reference Manual.
3. No, only CM7 has dedicated GPIOs.
4. Yes.

BR,
Edwin.

0 Kudos
Reply

320 Views
Shivangi
Contributor II

Hi @EdwinHz ,
Thank you for your responses.
My main requirement is to read 28 GPIO lines within a 30-nanosecond time frame. I have a few follow-up queries regarding GPIO read/write timing:

  1. How many clock cycles are required to read a single GPIO line?
  2. Is there an option to read all GPIO lines at once in parallel? If so, how many clock cycles would it require to read all GPIO lines simultaneously?
  3. Considering the above factors, is it feasible to achieve the 30ns timing requirement?
  4. How many clock cycles are required to perform a write operation on a single GPIO line?

Thank you in advance. Your support will help us determine if the RT1176 meets our project's needs.

Best regards,
Shivangi

0 Kudos
Reply