rt685 tried to drive I2S3, found that only WS signal output, no BCLK signal output!
Here is the code:
1、
CLOCK_AttachClk(kAUDIO_PLL_to_FLEXCOMM3);
2、
Solved! Go to Solution.
Hi @Padi-2023 ,
How did you set up the following register?
I am wondering if you configure SCK to be driven externally.
Have a great day,
Kan
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------
CODEC MAX98091 SCH screenshot
This is the waveform collected by the logic analyzer
/* Set flexcomm3 SCK, WS from shared signal set 0 */
SYSCTL1->FCCTRLSEL[3] = SYSCTL1_FCCTRLSEL_SCKINSEL(1) | SYSCTL1_FCCTRLSEL_WSINSEL(1);
#define AUDIO_CODEC_SAMPLE_RATE (32000)
#define AUDIO_CODEC_I2S_MASTER_CLOCK_FREQUENCY CLOCK_GetMclkClkFreq()
#define AUDIO_CODEC_I2S_RX (I2S3)
#define AUDIO_CODEC_DMA (DMA0)
#define AUDIO_CODEC_I2S_RX_CHANNEL (6)
#define AUDIO_CODEC_I2S_CLOCK_DIVIDER (24576000U / AMP_AUDIO_SAMPLE_RATE / 32U / 2)#define AUDIO_CODEC_I2S_RX_MODE kI2S_MasterSlaveNormalMaster //kI2S_MasterSlaveNormalSlave
Hi @Padi-2023 ,
How did you set up the following register?
I am wondering if you configure SCK to be driven externally.
Have a great day,
Kan
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------