mx28 kernel stop at mxs_cpu_init: cpufreq init finished.

cancel
Showing results for 
Search instead for 
Did you mean: 

mx28 kernel stop at mxs_cpu_init: cpufreq init finished.

404 Views
Jiandong_li
Contributor I

mx28 customer board, DDR2 run at  200M ,boot_stream memery  test failed,after change DDR2 EMI clock to 166M, the boot_stream memory test and  u-boot mtest passed, the DDR2 memory run at 166m seem is stable. but the kernel always stop at mxs_cpu_init: cpufreq init finished

it's seem some confirguration need to change ,but i am confuse this issue some days,could someone give any suggestion?

X28 U-Boot > 靠珪PowerPrep start initialize power...
Battery Voltage = 0.77V
No battery or bad battery                                       detected!!!.Disabling battery                                   voltage measurements./r/nMay 26 201513:51:50
FRAC 0x92925A52
memory type is DDR2
                   Wait for ddr ready 1power 0x00820710
Frac 0x92925A52
start change cpu freq
hbus 0x00000003
cpu 0x00010001

U-Boot 2009.08 (May 26 2015 - 17:50:51)

Freescale i.MX28 family
CPU:   454 MHz
BUS:   151 MHz
EMI:   166 MHz
GPMI:   24 MHz
SSP0:   24 MHz
SSP2:   96 MHz
DRAM:  128 MB
MMC:   IMX_SSP_MMC: 0
MMC0: No card detected!
MMC init failed
In:    serial
Out:   serial
Err:   serial
Net:   got MAC address from IIM: 00:04:00:00:00:00
FEC0
MX28 U-Boot > setenv bootargs_base 'setenv bootargs console=ttyAM0,115200'
MX28 U-Boot > setenv loadaddr 0x42000000
MX28 U-Boot > setenv bootargs_spi 'setenv bootargs ${bootargs} root=/dev/mtdblock2 rootfstype=jffs2 rootwait rw ip=none'
MX28 U-Boot > setenv bootcmd_spi 'run bootargs_base bootargs_spi;sf probe 2:0; sf read ${loadaddr} 0x100000 0x300000;bootm'
MX28 U-Boot > setenv bootcmd 'run bootcmd_spi'
MX28 U-Boot > run bootcmd_spi
32768 KiB S25FL256S_64K at 2:0 is now current device
## Booting kernel from Legacy Image at 42000000 ...
   Image Name:   Linux-2.6.35.3-670-g914558e
   Image Type:   ARM Linux Kernel Image (uncompressed)
   Data Size:    2510840 Bytes =  2.4 MB
   Load Address: 40008000
   Entry Point:  40008000
   Verifying Checksum ... OK
   Loading Kernel Image ... OK
OK

Starting kernel ...

Uncompressing Linux... done, booting the kernel.
Linux version 2.6.35.3-670-g914558e (ubuntu@ubuntu) (gcc version 4.6.2 20110630 (prerelease) (Freescale MAD -- Linaro 2011.07 -- Built at 2011/08/10 09:20) ) #9 PREEMPT Tue May 26 14:56:45 CST 2015
CPU: ARM926EJ-S [41069265] revision 5 (ARMv5TEJ), cr=00053177
CPU: VIVT data cache, VIVT instruction cache
Machine: Freescale MX28EVK board
Memory policy: ECC disabled, Data cache writeback
Built 1 zonelists in Zone order, mobility grouping on.  Total pages: 32512
Kernel command line: console=ttyAM0,115200 root=/dev/mtdblock2 rootfstype=jffs2 rootwait rw ip=none
PID hash table entries: 512 (order: -1, 2048 bytes)
Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
Memory: 128MB = 128MB total
Memory: 124412k/124412k available, 6660k reserved, 0K highmem
Virtual kernel memory layout:
    vector  : 0xffff0000 - 0xffff1000   (   4 kB)
    fixmap  : 0xfff00000 - 0xfffe0000   ( 896 kB)
    DMA     : 0xfde00000 - 0xffe00000   (  32 MB)
    vmalloc : 0xc8800000 - 0xf0000000   ( 632 MB)
    lowmem  : 0xc0000000 - 0xc8000000   ( 128 MB)
    modules : 0xbf000000 - 0xc0000000   (  16 MB)
      .init : 0xc0008000 - 0xc002f000   ( 156 kB)
      .text : 0xc002f000 - 0xc04df000   (4800 kB)
      .data : 0xc04e0000 - 0xc051e1a0   ( 249 kB)
SLUB: Genslabs=11, HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
Hierarchical RCU implementation.
        RCU-based detection of stalled CPUs is disabled.
        Verbose stalled-CPUs detection is disabled.
NR_IRQS:288
Console: colour dummy device 80x30
console [ttyAM0] enabled
Calibrating delay loop... 226.09 BogoMIPS (lpj=1130496)
pid_max: default: 32768 minimum: 301
Security Framework initialized
SELinux:  Initializing.
Mount-cache hash table entries: 512
CPU: Testing write buffer coherency: ok
regulator: core version 0.5
NET: Registered protocol family 16
regulator: vddd: 800 <--> 1575 mV at 1500 mV fast normal
regulator: vdddbo: 800 <--> 1575 mV fast normal
regulator: vdda: 1500 <--> 2275 mV at 1800 mV fast normal
vddio = 3380000, val=10
regulator: vddio: 2880 <--> 3680 mV at 3380 mV fast normal
regulator: overall_current: fast normal
regulator: vbus5v:
regulator: mxs-duart-1: fast normal
regulator: mxs-bl-1: fast normal
regulator: mxs-i2c-1: fast normal
regulator: mmc_ssp-1: fast normal
regulator: mmc_ssp-2: fast normal
regulator: charger-1: fast normal
regulator: power-test-1: fast normal
regulator: cpufreq-1: fast normal
i.MX IRAM pool: 124 KB@0xc8820000
usb DR wakeup device is registered
IMX usb wakeup probe
audit: cannot initialize inotify handle
bio: create slab <bio-0> at 0
SCSI subsystem initialized
Freescale USB OTG Driver loaded, $Revision: 1.55 $
usbcore: registered new interface driver usbfs
usbcore: registered new interface driver hub
usbcore: registered new device driver usb
Advanced Linux Sound Architecture Driver Version 1.0.23.
Switching to clocksource mxs clock source
NET: Registered protocol family 2
IP route cache hash table entries: 1024 (order: 0, 4096 bytes)
TCP established hash table entries: 4096 (order: 3, 32768 bytes)
TCP bind hash table entries: 4096 (order: 2, 16384 bytes)
TCP: Hash tables configured (established 4096 bind 4096)
TCP reno registered
UDP hash table entries: 256 (order: 0, 4096 bytes)
UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
NET: Registered protocol family 1
RPC: Registered udp transport module.
RPC: Registered tcp transport module.
RPC: Registered tcp NFSv4.1 backchannel transport module.
Bus freq driver module loaded
IMX usb wakeup probe
usb h1 wakeup device is registered
mxs_cpu_init: cpufreq init finished

Labels (1)
0 Kudos
1 Reply

172 Views
igorpadykov
NXP TechSupport
NXP TechSupport

Hi jiandong

spi boot is described on link below

How to enable SPI NOR boot for i.MX28 (Spansion s25fl256s)

note, that if you are using different spi-nor flash, it should be added to software using

Chapter 16 Configuring the SPI NOR Flash Memory Technology Device (MTD) Driver MX53UG

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 Kudos