imx8 mipi csi CLK signal with different terminal resistor

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

imx8 mipi csi CLK signal with different terminal resistor

1,005 Views
KenBCHu
Contributor I

Hello, 

We have two unit, one is okay to capture, and the CLK signal is like "MIPI_CLK1.png".  The other one cannot capture image normally with high probability (90%), we measure the CLK signal, the signal looks fine as "MIPI_CLK1.png".  After adjusting damping resistor by our HW on the issue unit, it can capture images normally. 

Are there any methods about adjusting the IMX8 setting like changing damping resistor? 

Environment description: IMX8MP + TP2860 decorder + MIPI CSI + 2 lane

- Signal that cannot capture images before adjusting damping resistor on the issue unit.

MIPI_CLK1.png

 

- Signal that can capture images after adjusting damping resistor on issue unit, it looks shift but is workable.

MIPI_CLK2.png

HW modification is as below and attached "MIPI_hw_modify.png"

MIPI_hw_modify.jpg

0 Kudos
Reply
5 Replies

988 Views
Zhiming_Liu
NXP TechSupport
NXP TechSupport

Hi @KenBCHu 

The root cause should still be hardware layout.

You can try to adjust HS_RX_ TERMINATION_ IMPEDENCE bit in  MIPI_CSIx_DPHY_SLAVE_CTRL_LOW  register. This is a software workaround but may not solve this issue very perfectly.

 

Zhiming_Liu_0-1705977668209.png

 

0 Kudos
Reply

841 Views
Ram_Dai
Contributor I

Excuse me
Already referred to
i.MX 8M Plus Hardware Developer Guide, Rev. 0, 03/2021
Table 24. Trace impedance recommendations (continued)
Differential signaling, MIPI (CSI and DSI),
Almost all plagiarized
i.MX 8M Plus LPDDR4 EVK computing module design files
8MPLUSLPD4-CPU/LAY-46368_A1.brd
Waiting for nxp design requirements to design. Is there any important hardware design information or regulations that can be re-evaluated and referred to?

0 Kudos
Reply

892 Views
KenBCHu
Contributor I

Hi @Zhiming_Liu

We try to modify three type of MIPI_CSIx_DPHY_SLAVE_CTRL_LOW  registers as attached patch, but it seem not work on the issue unit.

By the way, we update the issue situation and we found happened at some units. Please refer to updated post. Any suggestion from your side?

Thanks. 

0 Kudos
Reply

864 Views
Zhiming_Liu
NXP TechSupport
NXP TechSupport

By the way, we update the issue situation and we found happened at some units.

-->Can you evaluate the probability of  this issue with the board? Maybe it's a difference caused by the manufacturing process.

0 Kudos
Reply

855 Views
KenBCHu
Contributor I

It usually fails on the issue board.(~95%). And it seldom works, about 5%.

The board works fine if it is not issue one. Thanks.

0 Kudos
Reply