Hi,
we are in the process of designing a system based on an i.MX7 dual.
The default boot device is an eMMC flash. I also would like to use the SPI recovery boot option but i'm a bit confused on how it is configured. As far as i understand the device detects a broken image on the primary boot device and then uses the SPI flash for recovery.
For this i have to set BOOT_CFG4[6] to 1. So far so clear, but i also have to configure BOOT_CFG[11..9] to boot from SPI which will prevent boot from eMMC!?
Could you please clarify this.
Best reagrds,
Ralf
Solved! Go to Solution.
Hi Ralf
one can look at Table 6-47. Serial ROM boot eFUSE descriptions
i.MX 7Dual Applications Processor Reference Manual
settings 0x480[31:29] Recovery port selection is available only by fuses.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Ralf
one can look at Table 6-47. Serial ROM boot eFUSE descriptions
i.MX 7Dual Applications Processor Reference Manual
settings 0x480[31:29] Recovery port selection is available only by fuses.
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Igor,
ok i think i got it. The BOOT_CFG (aka 0x470[19:0]) entries in table 6-47 are for regular boot from SPI flash except BOOT_CFG[17] which enables recovery boot that is configured in 0x480[31:26].
Is there an application note on i.MX boot options and configurations?
Best regards,
Ralf
Hi Ralf
application notes can be found on i.MX7D web page
i.MX 7Dual Applications Processors | Dual Arm® Cortex®-A7 + Cortex-M4 | NXP
Best regards
igor