iMX8M Mini resources available to MCU

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX8M Mini resources available to MCU

ソリューションへジャンプ
1,294件の閲覧回数
yfliu
Contributor IV

Dear experts,

May I know what resources are avalable to the Cortex-M4 core in iMX8M mini SoC?  I mean DRAM memory ranges and peripherals? For example can M4 access PCI devices?

Regards,

yf

 

 

0 件の賞賛
返信
1 解決策
1,236件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

Yes, you can consult it in table Table 7-2. CM4 Interrupt Summary of reference manual:

Screenshot 2025-02-20 115114.png

Best regards.

 

 

元の投稿で解決策を見る

5 返答(返信)
1,273件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

You can consult this in section 2.1.3 Cortex-M4 Memory Map of reference manual.

Best regards.

0 件の賞賛
返信
1,263件の閲覧回数
yfliu
Contributor IV

@JorgeCas thank you so much!

I saw both GIC and PCI in CM4 memory map. Does this mean that CM4 can also work with GIC for interruption handling? or CM4 just can only change settings and GIC interrupts are for CA53 cores?

Regards,

yf

 

タグ(1)
0 件の賞賛
返信
1,258件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

The interruption handling for Cortex-M is done with a Nested Vectored Interrupt Controller (NVIC) that is closely integrated with the processor core to achieve low-latency interrupt processing.

Best regards.

1,243件の閲覧回数
yfliu
Contributor IV

@JorgeCasthank you again!

So can this CM4 receive interrupts from a PCI device?

Best regards,

yf

 

0 件の賞賛
返信
1,237件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

Yes, you can consult it in table Table 7-2. CM4 Interrupt Summary of reference manual:

Screenshot 2025-02-20 115114.png

Best regards.