Our plateform is iMX7 with etherent application.
The ethernet Interface is RGMII which operation with 3.3V.
We find a case that tell the RGMII rise/fall time spec. should change to 1ns when 3.3V operation.
Does iMX7 can follow the 1ns rise/fall time spec. when RGMII powered at 3.3V?
>Does iMX7 can follow the 1ns rise/fall time spec. when RGMII powered at 3.3V?
yes, as described in sect.220.127.116.11 Signal switching specifications
Sorry, We can't find the rise/fall time for 3.3 operation in sect.18.104.22.168.
There is a formula for max rise/fall time calculate with different voltage operation.
The max rise/fall time t = LVDD[V]*(0.8-0.2)/2[V/ns].
For LVDD=3.3V this expression gives 0.99 ns.
So, the iMX7's rise/fall time spec. will be 0.99ns for 3.3V bank voltage.
We had mesure the RGMII_TXC (pin ENET1_TXC) rise/fall time at CPU side.
The results is can't meet the 0.75ns when RGMII powered at 3.3V.
Please help dobule confirm the rise/fail spec. 0.75ns is suitable for 3.3V operation.
>Please help dobule confirm the rise/fail spec. 0.75ns is suitable for 3.3V operation.
yes, datasheet valid for 3.3V operation too. Your issues may be related to board
layout, one can recheck it using sect.3.6.5. Impedance signal recommendations
Hardware Development Guide for i.MX7Dual and 7Solo Applications Processors
also one can adjust drive strength DSE field in register IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK