iMX6ull DDR Test Tool

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

iMX6ull DDR Test Tool

跳至解决方案
1,551 次查看
okuda
Contributor III

Hi.

Currently, as shown in the attached image, a board using iMX6ull is being used for memory testing using DDR Test Tool.

Which register of iMX6ull corresponds to the value of MR1 (setting value framed in red)?

What effect does changing this value have?
(The default value is 0, and 8031 in the image is a meaningless value.)

Best regards,
Koji Okuda

0 项奖励
回复
1 解答
1,511 次查看
okuda
Contributor III

Hi b45499

The explanation was insufficient.
198MHz is the CPU core clock setting, not the DDR clock.

I figured out what was causing the lock.
VDD_ARM voltage was too low when CPU core clock was set to 198MHz.

Best regards,
Koji Okuda

 

在原帖中查看解决方案

3 回复数
1,535 次查看
okuda
Contributor III

Hi.

We suspected DDR memory from the phenomenon that kernel locks.

As we proceeded with the investigation, we found the following.

Currently, we are using it on demand, and when the clock setting is set to 198MHz, we found that the kernel cannot start normally.
With the fixed setting to high performance, the kernel starts fine.

Anything wrong when the clock setting is set to 198MHz?

Best regards,
Koji Okuda


0 项奖励
回复
1,516 次查看
Rita_Wang
NXP TechSupport
NXP TechSupport

You can refer to this https://community.nxp.com/t5/i-MX-Processors-Knowledge-Base/iMX-8M-Mini-Register-Programming-Aid-DRA...

I think you do not have proper clock for the 198MHz

0 项奖励
回复
1,512 次查看
okuda
Contributor III

Hi b45499

The explanation was insufficient.
198MHz is the CPU core clock setting, not the DDR clock.

I figured out what was causing the lock.
VDD_ARM voltage was too low when CPU core clock was set to 198MHz.

Best regards,
Koji Okuda