iMX6DL custom board 32bit DDR dram_cs0#/cs1# select

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

iMX6DL custom board 32bit DDR dram_cs0#/cs1# select

2,751 Views
di_hui
Contributor I

Hi,

I have a iMX6DL custom board, use two MICRON_MT41K128M16JT-125:K. DDR memory chip, 32bit, schematics is below, for this connect, how to config ddr registers? for U8 L2 Pin, need use DRAM_CS0# or DRAM_CS1#?

Thanks!

imx6dl+ddr3.png

Labels (2)
Tags (1)
0 Kudos
Reply
5 Replies

1,724 Views
di_hui
Contributor I

Thanks artur.

Now U7 and U8 havs place on the board, if I use U7 only, can it work?

I have run ddr stress test use U7 only, but when I build u-boot.imx, uart1 not message output.

What is I need to do?

Thanks

0 Kudos
Reply

1,724 Views
art
NXP Employee
NXP Employee

You have to change the MMDC configuration in the u-boot header DCD table to operate in 16-bit wide bus mode. For details, please refer to the Section 3.2 of the attached document.

0 Kudos
Reply

1,724 Views
di_hui
Contributor I

For this case, becase U8 use CKE1/ODT1/CLK1+/CLK1-, so I think, U8 will use cs1#

If U8 use cs0#, how to config the CKE1? 

When use cs0#, I check CKE1 not signal.

use Register Programming Aid sheet, DDR stress tool can't run.

0 Kudos
Reply

1,724 Views
art
NXP Employee
NXP Employee

You have to use CS0, CKE0 and ODT0 signals for both DDR chips. Otherwise, the memory will not work.

0 Kudos
Reply

1,724 Views
art
NXP Employee
NXP Employee

For the information on how to configure the DDR controller registers in a custom memory configuration case, please use the following Register Programming Aid sheet:

https://community.nxp.com/docs/DOC-236354

https://community.nxp.com/docs/DOC-105964

For both memory chips, the DRAM_CS0# chip select signal should be used.

Best Regards,

Artur

0 Kudos
Reply