iMX6 Bare-Metal SMP Debugging using DS-5

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

iMX6 Bare-Metal SMP Debugging using DS-5

跳至解决方案
1,388 次查看
jonathanblancha
Contributor I

Contrary to the multiple cpus I've used with DS-5 the iMX6Q always shows core 1-3 as being powered down. Anyone been able to get DS-5 to connect to all four cores?

For reference I'm using the iMX6 SABRE dev board and DS-5 5.18 pro.

Jonathan

标签 (1)
0 项奖励
回复
1 解答
887 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Jonathan

by default cores 1-3 are disabled, there is special procedure to

run them. Please look at description and example codes in SDK

Chapter 3 Multicore Startup.

"MX6_PLATFORM_SDK "

http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=i.MX6Q&nodeId=018rH3ZrDRB24A&fpsp=1&t...

在原帖中查看解决方案

0 项奖励
回复
2 回复数
888 次查看
igorpadykov
NXP Employee
NXP Employee

Hi Jonathan

by default cores 1-3 are disabled, there is special procedure to

run them. Please look at description and example codes in SDK

Chapter 3 Multicore Startup.

"MX6_PLATFORM_SDK "

http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=i.MX6Q&nodeId=018rH3ZrDRB24A&fpsp=1&t...

0 项奖励
回复
887 次查看
jonathanblancha
Contributor I

Hi again,

As a reference for anyone else trying to do the same thing powering up the cores after the debug session is started won't enable debugging on those cores meaning that breakpoints and semi hosting won't work. Recommended approach is to let a bootloader or a debug script do the multi core init.

Jonathan Blanchard

0 项奖励
回复