iMX DDR3 Register Programming Aid Issue

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

iMX DDR3 Register Programming Aid Issue

443件の閲覧回数
kenon
Contributor II

We are currently generating a DCD table for U-Boot using the iMX6UL DDR register programming aid. Our device is using an MT41K128M16JT-107 which is DDR3-1866 meaning it has a clock cycle frequency of 933MHz. 

Using the programming aid, if I enter 933Mhz into the sheet, it calculates a clock cycle time of 1.071ns this causes the tRCD register value to go "#NUM!". 

Screenshot from 2025-02-26 11-07-08.png

Does this mean I am using the wrong clock cycle frequency value or is it an issue with the spreadsheet?

 

 

 

ラベル(1)
タグ(2)
0 件の賞賛
返信
1 返信

433件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello,

This is caused by the max operating frequency for DDR3 in i.MX6UL, please refer to datasheet:

Screenshot 2025-02-26 124132.png

Best regards.

0 件の賞賛
返信