Hi,
we are testing a new board with the device iMX8M Mini Industrial grade and we are trying to test DDR with the DDR tool test.
We have develop the board using the same DDR mounted on iMX8M Mini EVK and the same PMIC.
We are encounter a strange behavior with the tool, it stops before the CPU initialization, I mean the DDR test tool can execute the script, the CPU execute a piece of software and in the console we receive the only the version message.
We have try to execute a reduced script only with the UART initialization removing the DDR and PLL initialization and we have test this script with the EVK and it work and in the console appear the following messages:
*************************************************************************
MX8 DDR Stress Test V2.10
Built on Mar 5 2019 14:24:57
*************************************************************************
--Set up the MMU and enable I and D cache--
- This is the Cortex-A53 core
- Check if I cache is enabled
- Enabling I cache since it was disabled
- Push base address of TTB to TTBR0_EL3
- Config TCR_EL3
- Config MAIR_EL3
- Enable MMU
- Data Cache has been enabled
- Check system memory register, only for debug
- VMCR Check:
- ttbr0_el3: 0x93d000
- tcr_el3: 0x2051c
- mair_el3: 0x774400
- sctlr_el3: 0xc01815
- id_aa64mmfr0_el1: 0x1122
- MMU and cache setup complete
*************************************************************************
ARM clock(CA53) rate: 1200MHz
DDR Clock: 1200MHz
Instead if we try to execute the same script on our board appear only the version string:
*************************************************************************
MX8 DDR Stress Test V2.10
Built on Mar 5 2019 14:24:57
*************************************************************************
Any suggestion how to solve this issue?
Stefano
Hi Stefano
such behaviour may point to hardware problems so one can check
power supplies and clocks using Hardware Guide
i.MX 8M Mini Hardware Developer’s Guide
Also one can try to test processor with jtag
Debugging the i.MX 8M SOM Using ARM DS-5
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi Igor,
Thank you for your answer.
We have checked the HW and it is ok.
We have programmed the eMMC with the distribution Yocto Sumo for our board it work fine.
Is it possible execute the DDR tool test in verbose mode in a way to understand the failure?
Best regards
Stefano Querin
Hi Stefano
>Is it possible execute the DDR tool test in verbose mode in a way to understand the failure?
not, sorry.
One can check tab “BoardDataBusConfig” to check data bus assignment, also try different
settings described in sect.4.2 Run DDR Calibration and generate DDR initial code
MSCALE_DDR_Tool_User_Guide.pdf included in ddr test package.
Best regards
igor
Hi Igor,
sin would be an interesting feature to find out any errors.
Have you any idea that could help me?
Is possible to perform the same test by Linux distribution or by u-Boot?
The main difference with the EVK is the processor because we are using the PN: MIMX8MM6CVTKZAA.
Have you ever test the DDR tool test utility with this part number?
Best regards
Stefano Querin
Hi Stefano
>Have you any idea that could help me?
Best regards
igor