i.MX7D M4 dynamic resets from A7

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX7D M4 dynamic resets from A7

581件の閲覧回数
jtheath
Contributor II

For the M4 demos we load the appropriate .bin files into memory and start the M4 from U-Boot.  We'd like to use the M4 as an intelligent real-time peripheral and will want to dynamically reload it depending on what kind of things we're trying to control or sense.  Is there an application note or working example of such an operation?

I'm studying the DRM and see reference to various M4 reset registers in the System Reset Controller (section 4.2.5 pp 256, Section 6.2.7.4 pp 1023, 1024, 1025).  Perhaps one clears the ENABLE_M4 bit and sets the self-clearing bits SW_M4C_RST & SW_M4P_RST knowing the M4 will clear these once it boots. Also looking to the uboot code as an example.  Is its methodology valid once Linux is running on the A7?

Thank you,   Joe

ラベル(2)
0 件の賞賛
2 返答(返信)

435件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Joseph

one can check AN5317 Loading Code on Cortex-M4

http://www.nxp.com/assets/documents/data/en/application-notes/AN5317.pdf 

https://community.freescale.com/thread/351961

>Perhaps one clears the ENABLE_M4 bit and sets the self-clearing bits SW_M4C_RST & SW_M4P_RST knowing the M4 >will clear these once it boots. Also looking to the uboot code as an example.  Is its methodology valid once Linux is running >on the A7?

yes it is valid

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛

435件の閲覧回数
jtheath
Contributor II

Thank you, Igor.  Much appreciated!

- Joe

0 件の賞賛