i.MX6ULL 2 Chip Select for SPI with SPIDEV Driver - Error in DMESG

cancel
Showing results for 
Search instead for 
Did you mean: 

i.MX6ULL 2 Chip Select for SPI with SPIDEV Driver - Error in DMESG

313 Views
79rpm
Contributor I

Hello,

I need to enable a second chip select for SPI via GPIO (I have 2 slaves to control). I have modified the device tree to add the extra GPIO, but the initialization of the SPI device fails during boot. How can I modify the device tree to avoid this initialization error? 

The kernel message shows:

7[r[999;999H[6n8root@pico-imx6ul:~# dmesg | grep spi

[    8.813790] spi_imx 2010000.spi: chipselect 0 already in use

[    8.880853] spi_master spi2: spi_device register error /soc/aips-bus@2000000/spba-bus@2000000/spi@2010000/spidev@0

[    9.015025] spi_master spi2: Failed to create SPI device for /soc/aips-bus@2000000/spba-bus@2000000/spi@2010000/spidev@0

[    9.222546] spi_imx 2010000.spi: probed

 

The modified device tree is as follows:

/*
* Copyright 2018 TechNexion Ltd.
*
* Author: Wig Cheng <wig.cheng@technexion.com>
* Richard Hu <richard.hu@technexion.com>
* Tapani Utriainen <tapani@technexion.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/

#include <dt-bindings/gpio/gpio.h>

/* external pins on PICO connector */
#define PICO_EXT_GPIO_P24 gpio4 19
#define PICO_EXT_GPIO_P25 gpio4 20
#define PICO_EXT_GPIO_P26 gpio4 21
#define PICO_EXT_GPIO_P28 gpio4 22
#define PICO_EXT_GPIO_P30 gpio4 23
#define PICO_EXT_GPIO_P32 gpio4 24
#define PICO_EXT_GPIO_P34 gpio1 18
#define PICO_EXT_GPIO_P44 gpio1 29
#define PICO_EXT_GPIO_P48 gpio5 2

/* audio codec */
#define PICO_AUDA_I2S_CHANNEL sai1

/* I2C bus */
#define PICO_I2CA i2c2
#define PICO_I2CB i2c1
#define PICO_I2CC i2c3

#define PICO_SPIA ecspi3

#define PICO_CANA can1
#define PICO_CANB can2

#define PICO_DWARF_GPIO_DEFS() \
&gpio1 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio1>; \
}; \
\
&gpio4 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio4>; \
}; \
\
&gpio5 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio5>; \
}

#define PICO_HOBBIT_GPIO_DEFS() \
&gpio1 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "GPIO_P34", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio1>; \
}; \
\
&gpio4 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "GPIO_P24", "", "GPIO_P26", "GPIO_P28", "GPIO_P30", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio4>; \
}; \
\
&gpio5 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio5>; \
}

#define PICO_NYMPH_GPIO_DEFS() \
&gpio1 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "GPIO_P34", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio1>; \
}; \
\
&gpio4 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "GPIO_P24", "", "GPIO_P26", "GPIO_P28", "GPIO_P30", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio4>; \
}; \
\
&gpio5 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio5>; \
}

#define PICO_PI_GPIO_DEFS() \
&gpio1 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "GPIO_P34", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio1>; \
}; \
\
&gpio4 { \
gpio-line-names = \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "GPIO_P24", "", "GPIO_P26", "GPIO_P28", "GPIO_P30", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio4>; \
}; \
\
&gpio5 { \
gpio-line-names = \
"", "", "GPIO_P48", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", "", \
"", "", "", "", "", "", "", ""; \
\
pinctrl-0 = <&pinctrl_gpio5>; \
}

/ {
memory {
reg = <0x80000000 0x20000000>;
};

reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;

linux,cma {
compatible = "shared-dma-pool";
reusable;
size = <0xa000000>;
linux,cma-default;
};
};

chosen {
stdout-path = &uart6;
};

backlight {
compatible = "pwm-backlight";
pwms = <&pwm3 0 50000 0>;
brightness-levels = <0 36 72 108 144 180 216 255>;
default-brightness-level = <6>;
status = "okay";
};

bt_rfkill {
compatible = "net,rfkill-gpio";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_bt_ctrl>;
name = "bt_rfkill";
type = "bluetooth";
shutdown-gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>; /* BT_REG_ON: BT enable */
};

regulators {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <0>;

reg_sd1_vmmc: regulator@1 {
compatible = "regulator-fixed";
regulator-name = "VSD_3V3";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
enable-active-high;
regulator-always-on;
};

wlreg_on: wlreg_on {
compatible = "regulator-fixed";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-name = "wlreg_on";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_wifi_ctrl>;
gpio = <&gpio4 8 GPIO_ACTIVE_HIGH>;
enable-active-high;
regulator-always-on;
};

reg_2p5v: 2p5v {
compatible = "regulator-fixed";
regulator-name = "2P5V";
regulator-min-microvolt = <2500000>;
regulator-max-microvolt = <2500000>;
regulator-always-on;
};

reg_3p3v: 3p3v {
compatible = "regulator-fixed";
regulator-name = "3P3V";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};

reg_usb_otg_vbus: usb_otg_vbus {
compatible = "regulator-fixed";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb_otg1>;
regulator-name = "usb_otg_vbus";
regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>;
gpio = <&gpio1 6 0>;
};
};

sound {
compatible = "fsl,imx6ul-sgtl5000",
"fsl,imx-audio-sgtl5000";
model = "audio-sgtl5000";
ssi-controller = <&sai1>;
asrc-controller = <&asrc>;
audio-codec = <&codec>;
audio-routing =
"LINE_IN", "Line In Jack",
"MIC_IN", "Mic Jack",
"Mic Jack", "Mic Bias",
"Headphone Jack", "HP_OUT",
"Playback", "CPU-Playback",
"CPU-Playback", "ASRC-Playback",
"ASRC-Capture", "CPU-Capture",
"CPU-Capture", "Capture";
fsl,no-audmux = "true";
codec-master;
};

clocks {
sys_mclk: clock {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <24576000>;
};
};
};

&cpu0 {
fsl,arm-soc-shared = <1>;
};

&clks {
assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
assigned-clock-rates = <786432000>;
};

&sai1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_sai1>;
status = "okay";
};

&csi {
status = "disabled";
};

&gpc {
fsl,cpu_pupscr_sw2iso = <0x1>;
fsl,cpu_pupscr_sw = <0x0>;
fsl,cpu_pdnscr_iso2sw = <0x1>;
fsl,cpu_pdnscr_iso = <0x1>;
fsl,wdog-reset = <1>; /* watchdog select of reset source */
fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&uart5 { /* Bluetooth */
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_uart5>;
fsl,uart-has-rtscts;
status = "okay";
};

&uart6 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_uart6>;
status = "okay";
};

&i2c1 {
clock-frequency = <100000>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_i2c1>;
status = "okay";

pmic: pfuze3000@8 {
compatible = "fsl,pfuze3000";
reg = <0x08>;

regulators {
sw1a_reg: sw1a {
regulator-min-microvolt = <700000>;
regulator-max-microvolt = <3300000>;
regulator-boot-on;
regulator-always-on;
regulator-ramp-delay = <6250>;
};

/* VDD_ARM_SOC_IN */
sw1b_reg: sw1b {
regulator-min-microvolt = <700000>;
regulator-max-microvolt = <1475000>;
regulator-boot-on;
regulator-always-on;
regulator-ramp-delay = <6250>;
};

sw2_reg: sw2 {
regulator-min-microvolt = <2500000>;
regulator-max-microvolt = <3300000>;
regulator-boot-on;
regulator-always-on;
};

/* DRAM */
sw3a_reg: sw3 {
regulator-min-microvolt = <900000>;
regulator-max-microvolt = <1650000>;
regulator-boot-on;
regulator-always-on;
};

/* DRAM */
vref_reg: vrefddr {
regulator-boot-on;
regulator-always-on;
};

vgen1_reg: vldo1 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};

vgen2_reg: vldo2 {
regulator-min-microvolt = <800000>;
regulator-max-microvolt = <1550000>;
regulator-always-on;
};

vgen3_reg: vccsd {
regulator-min-microvolt = <2850000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};

vgen4_reg: v33 {
regulator-min-microvolt = <2850000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};

vgen5_reg: vldo3 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};

vgen6_reg: vldo4 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};
};
};
};

&i2c2 {
clock_frequency = <100000>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_i2c2>;
status = "okay";
};

&i2c3 {
clock_frequency = <100000>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_i2c3>;
status = "okay";
};

&iomuxc {
pinctrl-names = "default";
pico-imx6ull {
pinctrl_gpio1: gpio1grp {
fsl,pins = <
MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x79 /* GPIO_P34 */
MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29 0x79 /* GPIO_P44 */
>;
};

pinctrl_gpio4: gpio4grp {
fsl,pins = <
MX6UL_PAD_CSI_VSYNC__GPIO4_IO19 0x79 /* GPIO_P24 */
MX6UL_PAD_CSI_HSYNC__GPIO4_IO20 0x79 /* GPIO_P25 */
MX6UL_PAD_CSI_DATA00__GPIO4_IO21 0x79 /* GPIO_P26 */
MX6UL_PAD_CSI_DATA01__GPIO4_IO22 0x79 /* GPIO_P28 */
MX6UL_PAD_CSI_DATA02__GPIO4_IO23 0x79 /* GPIO_P30 */
>;
};

pinctrl_uart5: uart5grp {
fsl,pins = <
MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX 0x1b0b1
MX6UL_PAD_GPIO1_IO05__UART5_DCE_RX 0x1b0b1
MX6UL_PAD_GPIO1_IO08__UART5_DCE_RTS 0x1b0b1
MX6UL_PAD_GPIO1_IO09__UART5_DCE_CTS 0x1b0b1
>;
};

pinctrl_uart6: uart6grp {
fsl,pins = <
MX6UL_PAD_CSI_MCLK__UART6_DCE_TX 0x1b0b1
MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX 0x1b0b1
>;
};

pinctrl_usdhc1: usdhc1grp {
fsl,pins = <
MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x17059
MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x10071
MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B 0x03029
>;
};

pinctrl_usdhc1b: usdhc1grpB {
fsl,pins = <
MX6UL_PAD_NAND_READY_B__USDHC1_DATA4 0x17059
MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5 0x17059
MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6 0x17059
MX6UL_PAD_NAND_CLE__USDHC1_DATA7 0x17059
>;
};

pinctrl_i2c1: i2c1grp {
fsl,pins = <
MX6UL_PAD_GPIO1_IO02__I2C1_SCL 0x4001b8b0
MX6UL_PAD_GPIO1_IO03__I2C1_SDA 0x4001b8b0
>;
};

pinctrl_i2c2: i2c2grp {
fsl,pins = <
MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
>;
};

pinctrl_i2c3: i2c3grp {
fsl,pins = <
MX6UL_PAD_UART1_TX_DATA__I2C3_SCL 0x4001b8b0
MX6UL_PAD_UART1_RX_DATA__I2C3_SDA 0x4001b8b0
>;
};

pinctrl_wifi_ctrl: wifi_ctrlgrp {
fsl,pins = <
MX6UL_PAD_NAND_DATA06__GPIO4_IO08 0x79 /* wifi-reg-on */
MX6UL_PAD_NAND_DATA04__GPIO4_IO06 0x79 /* wifi-host-wake */
>;
};

pinctrl_bt_ctrl: bt_ctrlgrp {
fsl,pins = <
MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08 0x79 /* sdio-reg-on */
MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 0x79 /* bluetooth-wake */
MX6UL_PAD_NAND_DATA05__GPIO4_IO07 0x79 /* bluetooth-host-wake */
>;
};

pinctrl_lcdif_dat: lcdifdatgrp {
fsl,pins = <
MX6UL_PAD_LCD_DATA00__LCDIF_DATA00 0x79
MX6UL_PAD_LCD_DATA01__LCDIF_DATA01 0x79
MX6UL_PAD_LCD_DATA02__LCDIF_DATA02 0x79
MX6UL_PAD_LCD_DATA03__LCDIF_DATA03 0x79
MX6UL_PAD_LCD_DATA04__LCDIF_DATA04 0x79
MX6UL_PAD_LCD_DATA05__LCDIF_DATA05 0x79
MX6UL_PAD_LCD_DATA06__LCDIF_DATA06 0x79
MX6UL_PAD_LCD_DATA07__LCDIF_DATA07 0x79
MX6UL_PAD_LCD_DATA08__LCDIF_DATA08 0x79
MX6UL_PAD_LCD_DATA09__LCDIF_DATA09 0x79
MX6UL_PAD_LCD_DATA10__LCDIF_DATA10 0x79
MX6UL_PAD_LCD_DATA11__LCDIF_DATA11 0x79
MX6UL_PAD_LCD_DATA12__LCDIF_DATA12 0x79
MX6UL_PAD_LCD_DATA13__LCDIF_DATA13 0x79
MX6UL_PAD_LCD_DATA14__LCDIF_DATA14 0x79
MX6UL_PAD_LCD_DATA15__LCDIF_DATA15 0x79
MX6UL_PAD_LCD_DATA16__LCDIF_DATA16 0x79
MX6UL_PAD_LCD_DATA17__LCDIF_DATA17 0x79
MX6UL_PAD_LCD_DATA18__LCDIF_DATA18 0x79
MX6UL_PAD_LCD_DATA19__LCDIF_DATA19 0x79
MX6UL_PAD_LCD_DATA20__LCDIF_DATA20 0x79
MX6UL_PAD_LCD_DATA21__LCDIF_DATA21 0x79
MX6UL_PAD_LCD_DATA22__LCDIF_DATA22 0x79
MX6UL_PAD_LCD_DATA23__LCDIF_DATA23 0x79
>;
};

pinctrl_lcdif_ctrl: lcdifctrlgrp {
fsl,pins = <
MX6UL_PAD_LCD_CLK__LCDIF_CLK 0x79
MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE 0x79
MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x79
MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC 0x79
>;
};

pinctrl_wdog: wdoggrp {
fsl,pins = <
MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY 0x30b0
>;
};

pinctrl_enet2: enet2grp {
fsl,pins = <
MX6UL_PAD_ENET1_TX_DATA1__ENET2_MDIO 0x1b0b0
MX6UL_PAD_ENET1_TX_EN__ENET2_MDC 0x1b0b0
MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN 0x1b0b0
MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER 0x1b0b0
MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN 0x1b0b0
MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2 0x4001b031
MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x800
MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28 0x79
>;
};

pinctrl_usdhc2: usdhc2grp {
fsl,pins = <
MX6UL_PAD_NAND_WE_B__USDHC2_CMD 0x17059
MX6UL_PAD_NAND_RE_B__USDHC2_CLK 0x10059
MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
>;
};

pinctrl_sai1: sai1grp {
fsl,pins = <
MX6UL_PAD_CSI_DATA04__SAI1_TX_SYNC 0x1b0b0
MX6UL_PAD_CSI_DATA05__SAI1_TX_BCLK 0x1b0b0
MX6UL_PAD_CSI_DATA06__SAI1_RX_DATA 0x110b0
MX6UL_PAD_CSI_DATA07__SAI1_TX_DATA 0x130b8
>;
};

pinctrl_ecspi3: ecspi3grp {
fsl,pins = <
MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20 0x10b0
MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK 0x10b0
MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI 0x10b0
MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO 0x10b0
>;
};

pinctrl_ecspi3_cs1: ecspi3_cs1 {
fsl,pins = <
MX6UL_PAD_CSI_DATA03__GPIO4_IO24 0x10b0
>;
};

pinctrl_flexcan1: flexcan1grp {
fsl,pins = <
MX6UL_PAD_ENET1_RX_DATA0__FLEXCAN1_TX 0x1b020
MX6UL_PAD_ENET1_RX_DATA1__FLEXCAN1_RX 0x1b020
>;
};

pinctrl_flexcan2: flexcan2grp {
fsl,pins = <
MX6UL_PAD_ENET1_TX_DATA0__FLEXCAN2_RX 0x1b020
MX6UL_PAD_ENET1_RX_EN__FLEXCAN2_TX 0x1b020
>;
};

pinctrl_uart3: uart3grp {
fsl,pins = <
MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b0
MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b0b0
MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS 0x1b0b0
MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS 0x1b0b0
>;
};

pinctrl_pwm3: pwm3grp {
fsl,pins = <
MX6UL_PAD_NAND_ALE__PWM3_OUT 0x110b0
>;
};

pinctrl_usb_otg1_id: usbotg1idgrp {
fsl,pins = <
MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID 0x17059
>;
};
pinctrl_usb_otg1: usbotg1grp {
fsl,pins = <
MX6UL_PAD_GPIO1_IO06__GPIO1_IO06 0x10b0
>;
};

pinctrl_pwm7: pwm7grp {
fsl,pins = <
MX6UL_PAD_ENET1_TX_CLK__PWM7_OUT 0x110b0
>;
};

pinctrl_pwm8: pwm8grp {
fsl,pins = <
MX6UL_PAD_ENET1_RX_ER__PWM8_OUT 0x110b0
>;
};
};
};

&iomuxc_snvs {
pinctrl-names = "default_snvs";
pinctrl-0 = <&pinctrl_imx6ull_gpio>;
pico-imx6ull-snvs {
pinctrl_imx6ull_gpio: ext-pinctrl_imx6ull_gpio {
fsl,pins = <
MX6ULL_PAD_BOOT_MODE0__GPIO5_IO10 0x80000000
MX6ULL_PAD_BOOT_MODE1__GPIO5_IO11 0x80000000
MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x80000000
MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x80000000
MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x80000000
MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x80000000
MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x80000000
MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x80000000
>;
};

pinctrl_gpio5: gpio5grp {
fsl,pins = <
MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x79
>;
};

pinctrl_enet2_phy: enet2_phy_grp {
fsl,pins = <
MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x800
>;
};
};
};

&pwm3 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm3>;
clocks = <&clks IMX6UL_CLK_PWM3>,
<&clks IMX6UL_CLK_PWM3>;
status = "okay";
};

&usbotg1 {
vbus-supply = <&reg_usb_otg_vbus>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usb_otg1_id>;
dr_mode = "otg";
disable-over-current;
status = "okay";
};

&usbotg2 {
dr_mode = "host";
disable-over-current;
status = "okay";
};

&lcdif {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_lcdif_dat
&pinctrl_lcdif_ctrl>;
display = <&display0>;
status = "okay";

display0: display0 {
bits-per-pixel = <32>;
bus-width = <24>;

display-timings {
native-mode = <&timing0>;
timing0: timing0 {
clock-frequency = <33200000>;
hactive = <800>;
vactive = <480>;
hfront-porch = <210>;
hback-porch = <46>;
hsync-len = <1>;
vback-porch = <22>;
vfront-porch = <23>;
vsync-len = <1>;

hsync-active = <0>;
vsync-active = <0>;
de-active = <1>;
pixelclk-active = <0>;
};
};
};
};

&fec2 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_enet2 &pinctrl_enet2_phy>;
phy-mode = "rmii";
phy-handle = <&ethphy1>;
status = "okay";
phy-reset-gpios = <&gpio1 28 GPIO_ACTIVE_LOW>;
phy-reset-duration = <11>;

mdio {
#address-cells = <1>;
#size-cells = <0>;

ethphy1: ethernet-phy@1 {
compatible = "ethernet-phy-ieee802.3-c22";
reg = <1>;
max-speed = <100>;
interrupt-parent = <&gpio5>;
interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
micrel,led-mode = <1>;
clocks = <&clks IMX6UL_CLK_ENET2_REF>;
clock-names = "rmii-ref";
};
};
};

&usdhc1 { /* Baseboard microSD slot */
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usdhc1>;
pinctrl-1 = <&pinctrl_usdhc1b>;
bus-width = <8>;
no-1-8-v;
keep-power-in-suspend;
status = "okay";
};

&usdhc2 { /* Wifi SDIO */
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usdhc2>;
no-1-8-v;
non-removable;
keep-power-in-suspend;
wakeup-source;
vmmc-supply = <&wlreg_on>;
status = "okay";
};

&ecspi3 {
num-cs = <2>;
cs-gpios = <&gpio1 20 GPIO_ACTIVE_HIGH>,<&gpio4 24 GPIO_ACTIVE_HIGH>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs1>;
status = "okay";

spidev0: spi@0 {
compatible = "rohm,dh2228fv";
reg = <0>;
spi-max-frequency = <60000000>; /* original is: <1000000>; */
status = "okay";
};

spidev1: spi@1 {
compatible = "rohm,dh2228fv";
reg = <1>;
spi-max-frequency = <60000000>;
status = "okay";
};
};

 

&can1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_flexcan1>;
status = "okay";
};

&can2 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_flexcan2>;
status = "okay";
};

&uart3 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_uart3>;
fsl,uart-has-rtscts;
status = "okay";
};

&wdog1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_wdog>;
fsl,ext-reset-output;
};

&pwm1 {
clocks = <&clks IMX6UL_CLK_DUMMY>,
<&clks IMX6UL_CLK_DUMMY>;
};

&pwm7 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm7>;
clocks = <&clks IMX6UL_CLK_PWM7>,
<&clks IMX6UL_CLK_PWM7>;
status = "okay";
};

&pwm8 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm8>;
clocks = <&clks IMX6UL_CLK_PWM8>,
<&clks IMX6UL_CLK_PWM8>;
status = "okay";
};

 

Labels (1)
0 Kudos
2 Replies

286 Views
79rpm
Contributor I

A new update, relocating the chipselect to PIN #36 on the 40-pin header of the TechNexion PicoPI board solved the issue. I have now a clean SPI bring-up via the SPIDEV (spidev_test) API with 2 chipselects, one for each device (spidev2.0 and spidev2.1).

The driver shows a much healthier log:

dmesg | grep spi

[    8.853067] spi_imx 2010000.spi: chipselect 0 already in use

[    8.921498] spi_master spi2: spi_device register error /soc/aips-bus@2000000/spba-bus@2000000/spi@2010000/spidev@0

[    9.069393] spi_master spi2: Failed to create SPI device for /soc/aips-bus@2000000/spba-bus@2000000/spi@2010000/spidev@0

[    9.345159] spi_imx 2010000.spi: probed

 

After reviewing the TechNexion i.MX6 baseboard the EXT_GPIO32 is NC! This explains all the issues that have been experienced in this thread.

Screen Shot 2022-05-02 at 5.07.26 PM.png

0 Kudos

302 Views
79rpm
Contributor I
Spoiler

I have checked the states of GPIOs after the boot via the gpioinfo command. Interestingly enough all the GPIOs I have selected as chipselect are showing up properly in the configuration.

There is a native CS (SS0) coming by default with SPI. The signal name is ECSPI3_SS0, J17 showing up on pin #26 of the 40-pin header of the Technexion Pico-Pi base board header. The pinmuxing shows ecspi3.SS0 in the same group as gpio1.IO[20].  The software gpiodetect starts the enumeration from 0 (not 1), so gpio1.IO[20] point to gpiochip[0]--> line 20. This is consitent with the print below:

root@pico-imx6ul:~# gpioinfo

gpiochip0 - 32 lines:

....

line  20:      unnamed    “spi_imx”  output  active-high [used]

 

I took another GPIO that I need for a second chipselect. It is referenced as GPIO4_24, E1 on pin #32. The pinmuxing shows the GPIO is already set as GPIO with reference gpio4.IO[24]. The print below shows the proper configuration looks like with the spi_imx reference.

gpiochip3 - 32 lines:

...

line  24:      unnamed    “spi_imx”  output  active-high [used]

 

The current conclusion is that the device tree is working as expected. The SPIDEV driver does not enumerate the extra SPI GPIO as chipselect for some reason. Please provide inputs regarding this interpretation. The issue is most likely a driver issue at this point.

0 Kudos