i.MX6Q : DQM in DDR Calibration tool

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6Q : DQM in DDR Calibration tool

ソリューションへジャンプ
1,267件の閲覧回数
norishinozaki
Contributor V

Hello Champs,

From AN4467 i.MX 6 Series DDR Calibration, DQM looks to be evaluated during calibration in 64 bit operation.

"associated DQS, DQM signals (as well as DDR clock). DDR_PHY1 delay and status registers are used for calibration of DQ[63:32] and associated DQS, DQM signals."

How about in 32-bit operations?

Is DQM used in Sabre SDP?

BR,

N.Shinozaki

ラベル(1)
0 件の賞賛
返信
1 解決策
1,130件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  For 32-bit DRAM I/F signals D32~D63, DQM4~7, and SDQS4~7 (_B)
are not used and can be left floating.

The SDP uses 64-bit memory I/F.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,131件の閲覧回数
Yuri
NXP Employee
NXP Employee

Hello,

  For 32-bit DRAM I/F signals D32~D63, DQM4~7, and SDQS4~7 (_B)
are not used and can be left floating.

The SDP uses 64-bit memory I/F.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,130件の閲覧回数
norishinozaki
Contributor V

Hello Yuri,

Thank you!

BR,

N.S.

0 件の賞賛
返信