The di0_erm_vsync_sel bit is meant to indicate a de-synchronization between DI and IDMAC (so, here the EOF control comes from IDMAC).
Have a great day,
Artur
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
HI, Artur,
Thank you for the answer.
I wonder how the source choose? What is the difference before and after DI's VSYNC?
Best Regards,
Sugiyama