i.MX6 EIM burst access and WC bit setting.

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

i.MX6 EIM burst access and WC bit setting.

跳至解决方案
954 次查看
satoshishimoda
Senior Contributor I

Hi community,

Our partner have a question about i.MX6SDL EIM.

Please see chapter 22.9.1 in IMC6SDLRM (Rev.1).

I want to know what is different between the following two cases.

[Case 1]

WC: 0 (Write access burst length occurs according to BL value)

BL: 100 (Continuous burst length)

SWR: 1 (write accesses are in Synchronous mode)

[Case 2]

WC: 1 (Write access burst length is continuous)

SWR: 1 (write accesses are in Synchronous mode)

Would you let me know what is different and what defines the burst length in each case?

Best Regards,

Satoshi Shimoda

标签 (4)
标记 (1)
1 解答
718 次查看
art
NXP Employee
NXP Employee

Generally, there is no difference between these two cases.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
2 回复数
719 次查看
art
NXP Employee
NXP Employee

Generally, there is no difference between these two cases.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
718 次查看
satoshishimoda
Senior Contributor I

Hi community,

Would you give me advice?

Best Regards,

Satoshi Shimoda

0 项奖励