i.MX6 EIM burst access and WC bit setting.

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX6 EIM burst access and WC bit setting.

ソリューションへジャンプ
953件の閲覧回数
satoshishimoda
Senior Contributor I

Hi community,

Our partner have a question about i.MX6SDL EIM.

Please see chapter 22.9.1 in IMC6SDLRM (Rev.1).

I want to know what is different between the following two cases.

[Case 1]

WC: 0 (Write access burst length occurs according to BL value)

BL: 100 (Continuous burst length)

SWR: 1 (write accesses are in Synchronous mode)

[Case 2]

WC: 1 (Write access burst length is continuous)

SWR: 1 (write accesses are in Synchronous mode)

Would you let me know what is different and what defines the burst length in each case?

Best Regards,

Satoshi Shimoda

ラベル(4)
タグ(1)
1 解決策
717件の閲覧回数
art
NXP Employee
NXP Employee

Generally, there is no difference between these two cases.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
2 返答(返信)
718件の閲覧回数
art
NXP Employee
NXP Employee

Generally, there is no difference between these two cases.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
717件の閲覧回数
satoshishimoda
Senior Contributor I

Hi community,

Would you give me advice?

Best Regards,

Satoshi Shimoda

0 件の賞賛