i.MX6 Dual in 32-bit DDR3 configuration

cancel
Showing results for 
Search instead for 
Did you mean: 

i.MX6 Dual in 32-bit DDR3 configuration

Jump to solution
314 Views
rafaeldelrey
Contributor I

Hello,

I need to redesign an i.MX6 Dual design, pursuing to lower costs with only 2 DDR3 ICs instead of 4 in the original design.

Due to cost reasons (my main target), this is cheaper than jumping to LP-DDR2 memories.

Also due to SW reasons, as far as I know, I need to stick to i.MX6 Dual device.

The question is: Can I leave DQ[32-64] and their respective DQS signals disconnected in order to use a true 32-bit memory bus in the i.MX6 Dual? or they (DQ[32-64]) should be terminated somehow (33 to 50 ohms Pullup or pulldown or whatever)?

Thanks

Labels (1)
1 Solution
60 Views
jan_spurek
NXP Employee
NXP Employee
2 Replies
60 Views
gusarambula
NXP TechSupport
NXP TechSupport

Hello Rafael del Rey,

Please look at the threads suggested by Jan for more details. Unused pins of the DDR controller may be left floating if not used.

Regards,

0 Kudos
61 Views
jan_spurek
NXP Employee
NXP Employee