Hi chip experts,
I have a very basic question about i.MX53 TZIC.
In spite of IRQ#40 priority and mask set both equal to 8 (see below) but interrupt handler was called and IRQ#40 was pending.
Can anyone help me why IRQ mask was ignored?
Thanks.
TZIC_PRIOMASK
0x00000008 // LSB8 onlyTZIC_PRIORITYn // n=11
0x??????08 // LSB8 for IRQ#40TZIC_HIPNDn // n=0..3
0x00000000
0x00000100 // IRQ#40 EPIT-1
0x00000000
0x00000000TZIC_PNDn // n=0..3
0x00000000
0x00000100 // IRQ#40 EPIT-1
0x00000000
0x00000200 // IRQ#106 GPIO-6
Solved! Go to Solution.
Hi torus1000
according to description from RM TZIC_HIPND bits are set
with equal priority/mask
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
Hi torus1000
according to description from RM TZIC_HIPND bits are set
with equal priority/mask
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------