i.MX51 eSDHC issue -blog archive

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

i.MX51 eSDHC issue -blog archive

459 Views
LinWang
NXP Employee
NXP Employee

The cmd complete and cmd error are asserted at same cycle in sd_clk domain. These 2 signals need be synced to ipg_clk domain to be stored in IRQSTAT reigster. It is possible that the synced cmd complete signal wound be one cycle earlier than synced cmd error signal in some special voltage or temperature. If it happens, sometimes SW would read only cmd complete signal in IRQSTAT reigster. And after one ipg cycle, the cmd timeout error can be read in IRQSTAT reigster.

Tags (1)
0 Kudos
0 Replies