i.MX502 CSPI Master: Receive data in polling or interrupt

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

i.MX502 CSPI Master: Receive data in polling or interrupt

ソリューションへジャンプ
609件の閲覧回数
norishinozaki
Contributor V

Hello Champs,

My customer is trying to receive data using CSPI in Master mode.

First they tried to use "Poll XCH bit" to read RXFIFO, however the read data is not what they expected.

Then they try to use "wait for TC interrupt", the data is read correctly.

Could you explan why "Poll XCH bit" doesn't work as expected?

The settings are 24bit CLK and 8bit data length, XCH is ON.

Best regards,

Nori Shinozaki

ラベル(1)
0 件の賞賛
返信
1 解決策
522件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Nori Shinozaki,

You may either Poll XCH or wait for the TC interrupt. However, the SPI Exchange Bit (XCH). This bit applies only when the block is configured in Master mode (MODE = 1). Are you using this mode? If so this bit would be cleared automatically when all data in the TXFIFO and the shift register has been shifted out.

元の投稿で解決策を見る

0 件の賞賛
返信
1 返信
523件の閲覧回数
gusarambula
NXP TechSupport
NXP TechSupport

Hello Nori Shinozaki,

You may either Poll XCH or wait for the TC interrupt. However, the SPI Exchange Bit (XCH). This bit applies only when the block is configured in Master mode (MODE = 1). Are you using this mode? If so this bit would be cleared automatically when all data in the TXFIFO and the shift register has been shifted out.

0 件の賞賛
返信