i.MX50: EIM swicthing devices reset and the after

cancel
Showing results for 
Search instead for 
Did you mean: 

i.MX50: EIM swicthing devices reset and the after

Jump to solution
150 Views
norishinozaki
Contributor V

Hello Champs,

My customer is experiencing SRAM data failure.

They switch devices attached to EIM physically from reset and after, first boot flash then to the SRAM.

They are asking if there is cases and possibilities which EIM I/O becomes unstable under this use case.

Best regards,

N.Shinozaki

Labels (1)
0 Kudos
1 Solution
81 Views
norishinozaki
Contributor V

Hello Artur,

Yes, I meant sharing the same CS in different time.

I've heard some examples of these, they applied because of shortage of numbers of CS in external memory interfaces(not EIM).

I understood it's not a good idea as you explained here.

Thank you!

Best regards,

N.Shinozaki

View solution in original post

0 Kudos
2 Replies
81 Views
art
NXP TechSupport
NXP TechSupport

Don't understand exactly what do you mean as "they switch devices attached to EIM physically". Do you mean that they switch all the EIM address/data/control signals physically (e.g. with an external multiplexing devices) from one device (boot Flash) to another (SRAM)? If so, this is not a good way. The regular way to connect multiple devices to a single EIM bus is to connect them in parallel to all address/data/control signals except of the Chip Select (CSx) ones. Using different chip select signals allows to separate the accesses to different EIM devices. So, for example, a boot Flash can be connected to the CS0 signal, whereas SDRAM - to CS1.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos
82 Views
norishinozaki
Contributor V

Hello Artur,

Yes, I meant sharing the same CS in different time.

I've heard some examples of these, they applied because of shortage of numbers of CS in external memory interfaces(not EIM).

I understood it's not a good idea as you explained here.

Thank you!

Best regards,

N.Shinozaki

View solution in original post

0 Kudos