i.MX28 Bootstrapping GPIOs

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

i.MX28 Bootstrapping GPIOs

1,343 次查看
ChristophG_Baum
Contributor III

Hi all,

on a custom board I use the pin SSP0_DATA4__GPIO_2_4 as a reset pin for some external devices. For this purpose the bootloader (U-Boot) initializes this pin as output with level '0'.

Checking with a scope showed that the pin is pulled high right from the start for about 400 ms and the gets low as soon as U-Boot kicks in.

I know that this pin can belong to the SD card interface. But my board boots from SPI NOR.

Could it be that the boot ROM initializes any possible boot interfaces and then checks the bootstrapping pins which one it should actually use?

Regards,

Christoph

标签 (1)
0 项奖励
回复
2 回复数

1,270 次查看
art
NXP Employee
NXP Employee

The reason of such behaviour is that, by default (immediately after reset), this pin (as well as many other pins) is configured as GPIO input with 47kOhm on-chip pull-up enabled.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,270 次查看
ChristophG_Baum
Contributor III

But wouldn't this be represented by the appropriate bit in HW_PINCTRL_PULL2? The reference manual states that this register is all zero on reset.

0 项奖励
回复