how to change read/write latency of dram on imx93evk?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

how to change read/write latency of dram on imx93evk?

2,223件の閲覧回数
jekim
Contributor IV

Hello,

 

I'm using the imx93evk. The default dram configurations can be automatically generated by config tool per clock frequency selection. btw, increasing/decreasing the read/write latency is not supported by the config tool. I tried to directly change the lpddr4x_timing.c file to increase the latency. (RL 36 to 40, WL 16 to 18) The two c files are attached. TIMING_CFG_1, TIMING_CFG_2, TIMING_CFG_3, and MR2 register are modified on the new file. However, the u-boot failed with the message of "Malloc buffer failed". please let me know how to achieve this condition change.

 

Thanks.

0 件の賞賛
返信
2 返答(返信)

2,221件の閲覧回数
pengyong_zhang
NXP Employee
NXP Employee

Hi @jekim 

You can follow the bwlow picture set your WL RL.

pengyong_zhang_0-1718181982009.png

ps : We do not suggest customer modify this parameters , different value follow the different  DDR frequency and mode.

B.R

0 件の賞賛
返信

1,572件の閲覧回数
jekim
Contributor IV

Hi @pengyong_zhang ,

 

It is required to change the latency at a clock frequency for the failure analysis. Is it impossible or too complicated?

 

Thanks.

0 件の賞賛
返信