Hi,
Please comment out the below code lines in the startup_MIMXRT1176_cm7.S to avoid the FlexRAM assignment changes, then give it a try again.
/*
* FlexRAM setup
* Needs to be done before any usage of TCM memory.
* DTCM = 320 KB
* ITCM = 192 KB
* OCRAM = 0 KB
* Bank low 7 - 0
* DDDDDDDD
* Bank high 15 - 8
* DDIIIIII
*/
; .equ GPR17, 0x400E4044
; .equ GPR18, 0x400E4048
; .equ BANKCFGLOW, 0xAAAA
; .equ BANKCFGHIGH, 0xAFFF
; .equ MASK, 0xFFFF0000
; ldr r0, =GPR17
; ldr r1, [r0]
; ldr r2, =MASK
; and r1, r2
; ldr r2, =BANKCFGLOW
; orr r1, r2
; str r1, [r0]
; ldr r0, =GPR18
; ldr r1, [r0]
; ldr r2, =MASK
; and r1, r2
; ldr r2, =BANKCFGHIGH
; orr r1, r2
; str r1, [r0]
; /* ARM core ITCM/DTCM total size setup */
; /* Set ITCM/DTCM size to maximum supported, matching MPU mapping */
; .equ GPR16, 0x400E4040
; .equ TCMCFG, 0xAA07
; ldr r0, =GPR16
; ldr r1, [r0]
; mov r2, #0xFFFF00FF
; and r1, r2
; ldr r2, =TCMCFG
; orr r1, r2
; str r1, [r0]
BR,
Jeremy
Have a great day,
TIC
-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!
- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------