1
The specific problem I'm seeing is the OTG PORTSC1 register PSPD (speed) bits read Undefined. There is no reason for this, as the init sequence looks fine and the registers look correct. The sequence works fine for the other host controller ports, and when the Freescale boot ROM sets the OTG up for serial image download, this problem does not occur.