What is the purpose of OCOTP_HW_OCOTP_TESTER0?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

What is the purpose of OCOTP_HW_OCOTP_TESTER0?

ソリューションへジャンプ
346件の閲覧回数
trongthinh
Contributor IV

I read in the i.MX8M Mini Application Processor Reference Manual. I found 6 registers as follows:
OCOTP_HW_OCOTP_TESTER0
OCOTP_HW_OCOTP_TESTER1
OCOTP_HW_OCOTP_TESTER2
OCOTP_HW_OCOTP_TESTER3
OCOTP_HW_OCOTP_TESTER4
OCOTP_HW_OCOTP_TESTER5
I would like to know what their function is for? Can I use it to store tester information? (for example: employee number, test date, etc.)

ラベル(1)
タグ(2)
0 件の賞賛
1 解決策
328件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello, I hope you are doing well.

Yes, you are correct. These fuses are used to store tester information such as UID.

Best regards.

元の投稿で解決策を見る

0 件の賞賛
3 返答(返信)
329件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello, I hope you are doing well.

Yes, you are correct. These fuses are used to store tester information such as UID.

Best regards.

0 件の賞賛
316件の閲覧回数
trongthinh
Contributor IV
Hi Jorge,
From the i.MX 8M Mini Applications Processor Reference Manual, section 6.3.4.10, OCOTP_HW_OCOTP_TESTER0 field descriptions. It says: "Reflects value of OTP Bank 0, word 1. These bits become read-only after the
HW_OCOTP_LOCK_TESTER[1] bit is set."
So what is the meaning of the description above? Does it mean I can read/Write OCOTP_HW_OCOTP_TESTER0 multiple time as long as I don't set HW_OCOTP_LOCK_TESTER[1].
Because from my understanding all OTP registers are written once. Please explain to me. Thank!.
0 件の賞賛
312件の閲覧回数
JorgeCas
NXP TechSupport
NXP TechSupport

Hello @trongthinh,

Yes, you are correct, OTP registers are written once. HW_OCOTP_LOCK_TESTER[1] only will disable write on OCOTP_HW_OCOTP_TESTER registers.

Best regards.

0 件の賞賛