The combined interrupt problem of gpio6 signal 0-15 of imx6sx

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

The combined interrupt problem of gpio6 signal 0-15 of imx6sx

ソリューションへジャンプ
1,627件の閲覧回数
longh
Contributor III

Hi everyone!

   In imx6sx, I need to use gpio6_io01 for interrupt input in Linux and gpio6_io02 for interrupt input in M4.

   However, during the test, it is found that only the last configured IO can respond to the interrupt. If gpio6_IO1 is configured first, and then gpio6_io02 is configured, only the A9 can respond to the interrupt. How to solve this problem?

ラベル(1)
0 件の賞賛
返信
1 解決策
1,559件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi long

since this is combined interrupt, I am afraid it is not possible

to serve it simultaneously by both cores. May be useful to check

GPIO1 interrupts, they provide much more flexibility.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

元の投稿で解決策を見る

0 件の賞賛
返信
2 返答(返信)
1,560件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi long

since this is combined interrupt, I am afraid it is not possible

to serve it simultaneously by both cores. May be useful to check

GPIO1 interrupts, they provide much more flexibility.

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信
1,560件の閲覧回数
longh
Contributor III

Thank you very much for your reply. I try to replace IO in the test

0 件の賞賛
返信