SoloX RMII ENET1_REF_CLK Jitter

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

SoloX RMII ENET1_REF_CLK Jitter

1,790 次查看
scottgauche
Contributor I


Hi,


Is there a way to determine the jitter specifications of the ENET1_REF_CLK for a RMII interface?

Thanks,

Scott

标签 (2)
0 项奖励
回复
3 回复数

1,220 次查看
art
NXP Employee
NXP Employee

For the RMII interface, the reference clock should be 50MHz +/- 50ppm.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复

1,220 次查看
scottgauche
Contributor I

We are using a 24 MHz +/- 30 ppm crystal for the SoloX XTAL.  Similar to what is used on the SoloX Sabre board.  But that is the frequency tolerance, we are looking for a way to figure out if there is a jitter specification for what the SoloX is able to output for the 50 MHz RMII clock to the PHY.

0 项奖励
回复

1,220 次查看
art
NXP Employee
NXP Employee

No, there is no strict jitter specification for this clock. The meaning is that any frequency fluctuation of the clock must remain within this 50MHz +/- 50ppm range.

Artur

0 项奖励
回复