SGTL5000 hangs I2C bus Issue

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

SGTL5000 hangs I2C bus Issue

1,066 Views
pinkesh
Contributor I

Hello ,

We have a custom board and SGTL500 chip .And for this we have programmed board with bare-metal not Linux .

As per discussed in the mentioned link , after power cycle we need to fill SGTL registers with default values .

https://community.freescale.com/message/482530#comment-482531

ASoC: sgtl5000: Fix driver probe after reset · wandboard-org/linux@a648586 · GitHub

In our environment ,When we try to write reg with defaults value that too fails.

We have use PLL with integer divisor and fractional divisor equal to 16 and 786 respectively.

SYS_FS = 8 KHz 

Provided System main clock = 12 MHz,

What needs to be done to resolve this issue ?? Please let me know.

SGTL5000 registers are configured in the following order

ANA_POWER   0x4060
LINREG_CTRL   0x6C
REF_CTRL   0x1F2
SHORT_CTRL   0x4446
ANA_CTRL   0x122 (Headphone Unmute)
CLK_TOP_CTRL   0x0
PLL_CTRL   0x8312
ANA_POWER   0x5BA
CLK_CTRL   0x003B
DIG_POWER   0x63
SSS_CTRL   0x70
ADCDAC_CTRL   0x0
DAC_VOL   0x3C3C
DAP_CTRL   0x0
I2S_CTRL   0x1B0
MIC_CTRL   0x170
ANA_HP_CTRL   0x1E1E
ANA_ADC_CTRL   0x0
ANA_STATUS   0x17

- Pinkesh

Tags (1)
0 Kudos
2 Replies

546 Views
art
NXP Employee
NXP Employee

Please always follow the chip initialization sequence, given in the Section 2.2 "Chip Configuration" of the attached App Note document.


Have a great day,
Artur

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 Kudos

546 Views
pinkesh
Contributor I

We have applied external VDDD @  1.8 V.

0 Kudos