Regarding i.MX6DQ LDB clock (unexpected frequency was output).

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Regarding i.MX6DQ LDB clock (unexpected frequency was output).

Jump to solution
719 Views
satoshishimoda
Senior Contributor I

Hi community,

I have a question about i.MX6DQ LDB clock.

Please see my question as blow.

[Q1]

Please see Figure 18-8 (page.824) in IMX6DQRM.

I believe LDB_DIx_SERIAL_CLK_ROOT is used for DIx_SERIAL_CLK in Table 39-4, and ldb_dix_ipu is used for IPU_DIx_CLK.

Is this correct?

[Q2]

I believe LVDS clock output from LVDSx_CLK_P/LVDSx_CLK_N pad is DIx_SERIAL_CLK = LDB_DIx_SERIAL_CLK_ROOT, right?

[Q3]

Actually, LVDS1_P clock frequency was about 75.4MHz when our partner measured it even though all CCM register set to PLL2 = MMDC_CH1_AXI_CLK_ROOT = LDB_DI1_CLK_ROOT.

It seems to be 528/7 MHz, and it seems to be ldb_di1_ipu.

Would you give me some adivise why 75.4MHz (528/7MHz?) is output from LVDS1_CLK_P?

Best Regards,

Satoshi Shimoda

Labels (3)
Tags (2)
0 Kudos
1 Solution
586 Views
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

1. right

2. no, because according to LVDS mapping standards, DIx_SERIAL_CLK = LDB_DIx_SERIAL_CLK_ROOT

is clock for data serializing. For clock this is 1/7 (75.4MHz =528/7MHz),

please refer to example to datasheet HannStar LCD used on Sabre board p.17

https://community.freescale.com/message/331832#331832

1.jpg

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
587 Views
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

1. right

2. no, because according to LVDS mapping standards, DIx_SERIAL_CLK = LDB_DIx_SERIAL_CLK_ROOT

is clock for data serializing. For clock this is 1/7 (75.4MHz =528/7MHz),

please refer to example to datasheet HannStar LCD used on Sabre board p.17

https://community.freescale.com/message/331832#331832

1.jpg

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 Kudos
586 Views
satoshishimoda
Senior Contributor I

Dear Igor,

Thank you for your reply.

I understood what I was wrong.

I misunderstood the clock for serializing is used for LVDS transfer also.

But actually, same lock frequency is used for transferring whether LCD interface is LVDS (serial) or parallel if resolution is same.

> 2. no, because according to LVDS mapping standards, DIx_SERIAL_CLK = LDB_DIx_SERIAL_CLK_ROOT

> is clock for data serializing.

OK, so which clock is user for LVDSx_CLK_P/LVDSx_CLK_N?

LDB_DIx_SERIAL_CLK_ROOT is used after divided in LDB?

Or db_dix_ipu is used?

Or other clock made by IPU counter is used?

Best Regards,

Satoshi Shimoda

0 Kudos
586 Views
igorpadykov
NXP Employee
NXP Employee

Hi Satoshi

yes LDB_DIx_SERIAL_CLK_ROOT divided by 7

is used for LVDSx_CLK_P/LVDSx_CLK_N.

Best regards

igor