Read and write cycle delayed at the output of FTDI FT2232H

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Read and write cycle delayed at the output of FTDI FT2232H

851件の閲覧回数
jaymind
Contributor IV

Hello,

I used i.MX6Q and interfaced FTDI FT2232H in MPSSE mode on custom board, running it at 30MHz clock rate and Latency Timer is 255,

My FTDI FT2232H chip talk with ALTERA FPGA using SPI protocol.

I have downloaded libraries from below link and compiled with my App. code:

http://www.ftdichip.com/Support/SoftwareExamples/MPSSE/LibMPSSE-SPI/LibMPSSE-SPI_source.zip

I observe that the output signals show Read and Write transactions taking almost 3ms instead of few micro seconds.

On the code side the Read transactions take maximum 500us.

So, Is there any setting inside FTDI chip to decrease these timing delays or Do I need to choose another drivers ?

Regards

Jaymin D

ラベル(1)
タグ(1)
0 件の賞賛
2 返答(返信)

597件の閲覧回数
igorpadykov
NXP Employee
NXP Employee

Hi Jaymin

suggest to post this to ftdi support

FTDI Support

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛

597件の閲覧回数
jaymind
Contributor IV

OK.

Thanks...

0 件の賞賛