RM67295 + IMX8MM

[qiaoweibiao]

Now  I use RM67295  to display,but there is just RM67191 in the source. So can I  change the code of RM67191 to RM67295? If NXP have the code of  RM67295  pls update it to the git .Thanks a lot 

[balogul]

Hi,

Is there anyone who fixed this problem?

Thanks.

[Andrew_yang]

I had the same problem，Is there a solution ？ @maxime_guillot  @qiaoweibiao  @igorpadykov  thanks！

[maxime_guillot]

Hello,

I don't have the solution yet but it comes from NXP files like sec_mipi_dsim.c that is made ony for NXP display and do no take in charge others like 720x1280.

Thanks

[Andrew_yang]

Hi，I have solved this problem by combining the following patch

MLK-21150-4 drm/bridge: sec-dsim: a general way to compute PLL PMS

@maxime_guillot 

[maxime_guillot]

Thank you Andrew!

[Andrew_yang]

Thank you for your answer. I'm still working on it

[igorpadykov]

Hi qiao

one can also consider rm67290 driver:

panel-raydium-rm68200.c\panel\drm\gpu\drivers - linux-imx - i.MX Linux kernel 

add necessary changes to struct drm_display_mode default_mode = {.. ,

rm68200_init_sequence(struct .. *ctx)

Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[qiaoweibiao]

Now I use the rm67191 to driver the LCD ,but there is something wrong with the display .just to see the pitcure.

and this is my timg:

.pixelclock = {60000000, 90000000,132000000},//1 // 31000000 62000000 61000000, 61500000,62000000
.hactive = { 720, 720, 720 },// 720, 720, 720
.hfront_porch = { 26, 26, 26 },//26, 26, 26 表示一行的有效数据结束到下一个水平同步信号开始之间的VCLK的个数
.hsync_len = { 2, 2, 2 },//111 222 水平同步的长度
.hback_porch = { 36, 36, 36},//36, 36, 36 20 20 20 表示从水平同步信号开始到一行的有效数据开始之间的VCLK的个数

.vactive = { 1280, 1280, 1280},//1280, 1280, 1280
.vfront_porch = { 8, 8, 8 },//8, 8, 8 表示在一帧图像结束后，垂直同步信号以前的无效的行数
.vsync_len = { 4, 4, 4 },// 444 64 64 64 垂直同步的长度
.vback_porch = { 16, 16, 16 },//16, 16, 16 表示在一帧图像开始时，垂直同步信号以后的无效的行数

.flags = DISPLAY_FLAGS_HSYNC_LOW |
DISPLAY_FLAGS_VSYNC_LOW |
DISPLAY_FLAGS_DE_LOW |
DISPLAY_FLAGS_PIXDATA_NEGEDGE,//DISPLAY_FLAGS_PIXDATA_NEGEDGE

Only I set the pixelclock =90Mhz  It can work， If I  change 90Mhz to  62Mhz[(720+26+2+36)*（1280+8+4+16)*60] there is nothing can display.PLS help me .THK ！And also tell me  why  just the 90Mhz rather than other *MHZ can work.

[maxime_guillot]

Hello,

Same problem here!

Is there a solution?

Thank you