Hello,
1.
According to section 8.5.3.3 (SD, eSD, and SDXC) of i.MX6 S/DL RM,
The UHSI calibration start value (MMC_DLL_DLY[6:0]) and the step value
(BOOT_CFG2[7:5]) can be set to optimize the sample point tuning process.
It is needed to support high speed modes. Please look at section 67.5.3.2.4
[DLL (Delay Line) in Read Path] of the RM.
2.
DDR Memory Map default option relates to memory configuration; the MMDC
supports two channel LPDDR2.
3.
SD calibration is performed by ROM code, users typically don't need to override
this value, When BOOT_CF2[DLL ovirride] bit is set, the value at associated
DLL_DLY value is applied. Refer to the item 1.
Have a great day,
Yuri
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------