Quad Max Memory map (SDRAM) NXP i.MX8QM RevB

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Quad Max Memory map (SDRAM) NXP i.MX8QM RevB

433 Views
flobro
Contributor IV

I cannot find the memory map for RAM in the reference manual or the "SRM".

 

Trying to see where the ranges are size wise, best place to load the kernel for signed kernel, then where to have auth_cntr move it to.

 

Thanks

0 Kudos
Reply
2 Replies

266 Views
flobro
Contributor IV

The real question should have been:

What is the RAM memory layout with uboot loaded, to avoid stepping on any important locations when loading Linux and the device tree?

 

0 Kudos
Reply

360 Views
Bio_TICFSL
NXP TechSupport
NXP TechSupport

Hello,

The i.MX 8QuadMax doesn't have a single "memory map" document available publicly, but

its memory is organized by external interfaces like LPDDR4 which is the primary high-speed system memory, and various storage options such as eMMC, SD card interfaces, and Qual/SPI/ Octal SPI NOR Flash. The i.MX 8QuadMax also includes on-chip memory for Boot ROM (128 KB) and on-chip RAM (128 KB + 32 KB). The specific memory addresses for these components are detailed in the detailed technical documentation provided by NXP, but the general structure is defined by the system-level layout and the memory controller interfaces. 

You can check previous thread with auth_cntr fail that appears is the same situation like yours:

https://community.nxp.com/t5/i-MX-Processors/Should-auth-cntr-provide-a-return-value/m-p/2138272

 

regards

 

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2186780%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EQuad%20Max%20Memory%20map%20(SDRAM)%20NXP%20i.MX8QM%20RevB%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2186780%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI%20cannot%20find%20the%20memory%20map%20for%20RAM%20in%20the%20reference%20manual%20or%20the%20%22SRM%22.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3ETrying%20to%20see%20where%20the%20ranges%20are%20size%20wise%2C%20best%20place%20to%20load%20the%20kernel%20for%20signed%20kernel%2C%20then%20where%20to%20have%20auth_cntr%20move%20it%20to.%3C%2FP%3E%3CBR%20%2F%3E%3CP%3EThanks%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2186780%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3Ei.MX%208%20Family%20%7C%20i.MX%208QuadMax%20(8QM)%20%7C%208QuadPlus%3C%2FLINGO-LABEL%3E%3CLINGO-LABEL%3ELinux%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2195811%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Quad%20Max%20Memory%20map%20(SDRAM)%20NXP%20i.MX8QM%20RevB%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2195811%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EThe%20real%20question%20should%20have%20been%3A%3C%2FP%3E%3CP%3EWhat%20is%20the%20RAM%20memory%20layout%20with%20uboot%20loaded%2C%20to%20avoid%20stepping%20on%20any%20important%20locations%20when%20loading%20Linux%20and%20the%20device%20tree%3F%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2189237%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20Quad%20Max%20Memory%20map%20(SDRAM)%20NXP%20i.MX8QM%20RevB%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2189237%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CDIV%20style%3D%22display%3A%20contents%3B%22%20data-subtree%3D%22aimfl%2Cmfl%22%3EThe%20i.MX%208QuadMax%20doesn't%20have%20a%20single%20%22memory%20map%22%20document%20available%20publicly%2C%20but%3C%2FDIV%3E%0A%3CP%3E%3CMARK%20class%3D%22HxTRcb%22%3Eits%20memory%20is%20organized%20by%20external%20interfaces%20like%20LPDDR4%26nbsp%3Bwhich%20is%20the%20primary%20high-speed%20system%20memory%2C%20and%20various%20storage%20options%20such%20as%20eMMC%2C%20SD%20card%20interfaces%2C%20and%20Qual%2FSPI%2F%20Octal%20SPI%3CSTRONG%3E%26nbsp%3B%3C%2FSTRONG%3ENOR%20Flash%3C%2FMARK%3E.%20The%20i.MX%208QuadMax%20also%20includes%20on-chip%20memory%20for%20Boot%20ROM%20(128%20KB)%20and%20on-chip%20RAM%20(128%20KB%20%2B%2032%20KB).%20The%20specific%20memory%20addresses%20for%20these%20components%20are%20detailed%20in%20the%20detailed%20technical%20documentation%20provided%20by%20NXP%2C%20but%20the%20general%20structure%20is%20defined%20by%20the%20system-level%20layout%20and%20the%20memory%20controller%20interfaces.%3CSPAN%20class%3D%22uJ19be%20notranslate%22%20data-wiz-uids%3D%22mSxUZe_l%2CmSxUZe_m%22%3E%3CSPAN%20class%3D%22vKEkVd%22%20data-animation-atomic%3D%22%22%3E%26nbsp%3B%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22uJ19be%20notranslate%22%20data-wiz-uids%3D%22mSxUZe_l%2CmSxUZe_m%22%3E%3CSPAN%20class%3D%22vKEkVd%22%20data-animation-atomic%3D%22%22%3EYou%20can%20check%20previous%20thread%20with%20auth_cntr%20fail%20that%20appears%20is%20the%20same%20situation%20like%20yours%3A%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22uJ19be%20notranslate%22%20data-wiz-uids%3D%22mSxUZe_l%2CmSxUZe_m%22%3E%3CSPAN%20class%3D%22vKEkVd%22%20data-animation-atomic%3D%22%22%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fi-MX-Processors%2FShould-auth-cntr-provide-a-return-value%2Fm-p%2F2138272%22%20target%3D%22_blank%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fi-MX-Processors%2FShould-auth-cntr-provide-a-return-value%2Fm-p%2F2138272%3C%2FA%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CP%3E%3CSPAN%20class%3D%22uJ19be%20notranslate%22%20data-wiz-uids%3D%22mSxUZe_l%2CmSxUZe_m%22%3E%3CSPAN%20class%3D%22vKEkVd%22%20data-animation-atomic%3D%22%22%3Eregards%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E