Pinout Differences Between MIMX8ML8DVNLZAB and 8MPLUSLPD4-CPU Eval Board

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Pinout Differences Between MIMX8ML8DVNLZAB and 8MPLUSLPD4-CPU Eval Board

174件の閲覧回数
electronx
Contributor I

Hello,

I’ve noticed some discrepancies between the pin naming/assignment in the datasheet for the MIMX8ML8DVNLZAB processor and the schematic of the 8MPLUSLPD4-CPU evaluation board. Specifically, certain power pins (like VDD_SOC_17) are assigned to different locations.

  • The pinout in the datasheet matches exactly with my own PCB design.
  • However, in the 8MPLUSLPD4-CPU eval board schematic, some power pins (e.g., VDD_SOC_17) seem to be assigned to different pins compared to the datasheet.

What could be the reason for this difference?

  • Is it due to a different package type being used?
  • Is there a special revision or variant of the processor for the eval board?
  • Or is this a documentation error?

If anyone has experienced this or can provide clarification, I’d appreciate your help.

Thank you!

eva board compute module

electronx_0-1753813022217.png

Datasheet MIMX8ML8DVNLZAB

electronx_1-1753813049759.png

 

0 件の賞賛
返信
1 返信

152件の閲覧回数
AldoG
NXP TechSupport
NXP TechSupport

Hello,

Here I think there is a little confusion on your side, please note that all 35 VDD_SOC pads are tied together on the EVK, so in your design it should be the same, no matter the pad number on the schematic since all are VDD_SOC.

Best regards/Saludos,
Aldo.

0 件の賞賛
返信