Hi Desheng
please try to follow steps given in Debug steps for customer MIPI sensor.docx
and set correct clock frequency
https://community.freescale.com/docs/DOC-94312
So for example in ov5640_mipi case (2 data lanes are used)
MIPI_CSI_PHY_STATE bits 8 and 9 must be 1 (0x300) and bits 4~7 will
toggle according to the moment you read the register and the state of the transmission.
In case of sabresd, as it uses only 2 lanes, this register will toggle from 0x300 to 0x330.
Check the registers MIPI_CSI_ERR1 and 2. They must be 0x00.
It may be useful to check
i.MX6Q MIPI CSI2: Capturing RAW12 generic data | NXP Community
Best regards
igor
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------